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This technical report is a collection of design documents detailing the design and 
fabrication of "blue box" power electronics control modules used in the power electronics 
and machines laboratories at the University of illinois at Urbana-Champaign. 
The study of modem energy conversion draws upon a broad range of knowledge and 
often requires a fair amount of experience. This suggests that laboratory instruction 
should be an integral component of a power electronics and electric machines curriculum. 
However, before a single watt can be processed in a realistic way, the student must 
understand not only the operation of converter topologies but also more advanced 
concepts such as control theory, gate drive isolation, layout issues, and other critical 
issues. In a "blue box" approach, these details are pre-built into convenient modules but 
not hidden from the students inside a "black box." 
The design details, schematics, and bill of materials for second-generation "blue box" 
modules are described in the following design documents for a triple SCR control box, a 
dual-MOSFET control box with independently isolated FET devices, a high quality 
PWM inverter built with discrete components, and a small discrete brushless de drive 
system. 
Please note that due to recent administration changes at the University of Illinois at 
Urbana-Champaign some of the course numbers referred to in this report may be subject 
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Abstract: 
From May through September 2003, new SCR boxes were designed and constructed to replace 
existing boxes used in ECE469, Power Electronics Laboratory. The old boxes were fully analog 
and required frequent calibration in order to perform properly. The new boxes use digital timing 
and have a host of new features to enable their use in advanced experiments, both for teaching and 
research use. 
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This project provides advanced SCR systems capable ofbeing used in a multitude of projects. 
Jonathan Kimball is the project manager, mechanical designer, and power designer. Zakdy 
Sorchini is the digital and analog designer and the software engineer. Construction assistance was 
provided by Y ongxiang Chen, the ECE Electronics Shop, and the ECE Machine Shop. 
1.1 Scope 
The primary end use of the boxes is for ECE369 use. Therefore, it must be rugged and reliable in 
an undergraduate lab setting. It must also be easy to debug and repair. 
In addition, it is desirable to provide advanced capabilities used in a research setting. This includes 
operation from an external trigger ranging 50-400 Hz, and either time-based or PLL-based angle 
determination. 
The box contains three SCRs, for phases A, B, and C. 
1.2 Definitions 
Master delay: time or pulse count from rising edge of master trigger to the initiation of phase A 
firing. 
Phase-to-phase delay: time or pulse count from the initiation of phase A firing to initiation of phase 
B ftring, and from initiation of phase B to initiation of phase C. 
1.3 References 
Schematics: SK0009 rev 1 and SK0010 rev 3 
Layouts: PB0009 rev A and PBOO 10 rev B 
Drawings: PJ0004 rev B 
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A digital timing design provides more flexibility and allows repeatability of experiments, since 
specific delay numbers can be dialed. 
The principle behind timing is very simple: the main trigger signal (generated from the internal or 
external trigger circuit) starts the process by enabling a counter which counts up to the specified 
delay and then activates a "done" signal and also enables the next counter. In the actual design the 
timing process is regulated by a microcontroller PIC16F72 from Microchip and a XC9572 CPLD 
from Xilinx. Most of the timing circuit is implemented in the CPLD. 
2.1 Microcontroller Timing 
The microcontroller is used to obtain the delay (master and phase-to-phase) information from the 
user via the encoder interface and load the counters when it is safe to do so. 
2.1.1 Delay Information 
To obtain the delay information from the encoder input, the J..LC is assumed to be fast enough to be 
able to scan the encoder inputs to detect any change. Each cycle the J..LC reads the encoder value 
along with the MASTER/PHASE switch state to modify the proper register. A brute force 
approach is used to update the delay register, namely, the encoder value is compared to a previous 
value and the appropriate action is taken (i.e., inc~ease or decrease the register). The code assumes 
that the encoder will not jump more than one state between reads; if that happens, no register is 
actually modified. 
Additionally, there is a calibration delay DIP switch, SWl, which allows an extra delay to be added 
to the master delay. The J..LC is also responsible for reading this value and adding it to the master 
delay. 
2.1.2 Counter Loading 
The delay values are loaded into the corresponding counters after they reached the zero count and 
are inactive. When a counter is done, it triggers an interrupt on the J..LC, which then loads that same 
counter with the proper value. 
2.2 CPLD Timing 
Once the counters are loaded, they are ready for the timing sequence. Internally, a flip-flop is 
activated when the positive edge of the trigger signal occurs, which starts the counting process and 
signals a "count in progress" state for the Master Delay counter. When the count reaches zero, the 
flip-flop is deactivated and the next stage's flip-flop is activated, which starts a similar process. 
The same occurs for the third stage. 
As mentioned in the previous section, the J..LC responds to the "counter done" event via an interrupt 
process. The J..LC then enables a pulsing signal that is fed into the CPLD, one for each 
corresponding counter. These three signals along with the "count in progress" signals are used in 
an AND array to generate the SCR pulses for each phase. Additionally, a global Master Enable 
signal ANDs with the SCR pulses for a global enabling capability. 
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The CPLD timing implementation also covers a trigger signal deglitching circuit, which is able to 
remove false positive edges from the trigger signal. False edges are generated by the load circuit 
when turning on an SCR, or when commutating current. These are primarily observed on the 
external trigger circuit, since the internal trigger stage lies behind the power transformer of the box. 
The circuit uses a flip-flop to disable subsequent triggering which is reset before the next true edge 
comes in. 
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The power circuit consists of four main parts: power supply, internal and external trigger 
generation, SCR gate firing, and the actual SCRs. 
3.1 Power Supply 
The power supply is a simple linear supply derived from a 120V:12V center-tapped transformer, 
shown on page 7 of SKOO 10. Each half of the secondary is half-wave rectified, to yield an 
approximately 17V DC source. Linear regulators, an LM7812 and an LM7805, are used to derive 
voltages used in the rest of the circuit. The 12V supply is only used by the SCR gate firing circuits, 
but also serves as the source for the LM7805. The 5V supply is used for the remainder of the 
circuitry. There are additionally resistors separating digital and analog supplies. 
The total current required by the circuitry is approximately 1 A. This results in high power 
dissipation in the linear regulators. Clip-on heat sinks are used, Wakefield 574502B03300 with the 
mounting tabs clipped (Digi-Key HS220-ND). These are sufficient to keep case temperatures 
below 85°C in a closed box in a 22°C ambient under all load conditions up to 10 ADC from a 208 
VAC source. 
3.2 Trigger Generation 
3.2.1 Internal Trigger 
There are two trigger circuits. The first is derived from the power supply transformer. It is used in 
the teaching laboratory. The circuit is located primarily on page 10 of SKOO 10, fed from the power 
supply on page 7. The capacitor shown, combined with the parasitic inductance and resistance of 
the transformer, filters out any noise on the line. U1 0, a 2.5V reference, is used to move the zero 
crossing circuit away from ground. This is necessary because of the single-supply topology 
chosen. A small amount of positive feedback is necessary due to the slow nature of the power feed 
(60Hz). 
3.2.2 External Trigger 
The external trigger is derived from a 12-120 VAC source. For example, the laboratory benches 
include a 25 V AC line-to-neutral single- or three-phase source, which can be fed into the external 
trigger. For more sophisticated experiments, if line-to-neutral voltages are less than 120, they can 
be used directly; otherwise, a simple transformer can be used to derive an appropriate voltage. 
The external trigger source may be at any potential with respect to ground, so full isolation is 
needed. For simplicity of the power supply, the necessary power is derived from the external 
trigger source itself. It requires approximately 20 rnA. This is shown at the upper left of page 11 
ofSK0010. The TIP47, 1N4744, and R32 combine to make a rudimentary linear regulator. It is 
fed from half-wave rectified voltage via D15. There is no capacitance at the input, because that 
would require the linear regulator to continuously drop a high voltage. Instead, the rectifier 
capacitance is located after the linear regulator. The result is significant ripple in "+V", but the 
remainder of the circuit is tolerant to the ripple. 
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The zero crossing circuit is essentially identical to the internal trigger circuit. To keep current 
consumption down, some values are changed. An RLC filter was found to be necessary to prevent 
glitches on the trigger signal when using the 25 V AC line-to-neutral source for both triggering and 
load. This reduced line notching enough that the glitches could be handled in software. 
Unfortunately, the filtering adds delay, on the order of 100 JlS. For each box, the delay i~ measured 
and recorded. 
To complete the isolation, an optocoupler is used, shown at the bottom of page 10 ofSKOOlO. 
3.2.3 Coordination 
There are two switches and a jumper involved in complete coordination of the internal and external 
trigger. First, there is a jumper to invert the nominal internal trigger, in case of an error in wiring, 
etc., J5 on page 7 ofSKOOlO. Next, there is a switch connected to J7 on page 10 to choose internal 
or external triggering. Finally, there is a switch connected to J8 on page 10 to give true or inverted 
operation. 
Typical operation in the teaching lab is to derive the power from (plug the box into) phase A of the 
source that you are controlling. J5 is in the ''NORM" position, J7 is in the "INTERNAL" position, 
and J8 is in the "TRUE" position. For two-box experiments, such as for a full bridge rectifier, one 
box would have J8 in the "INVERTED" position. 
3.3 SCR Gate Firing 
There are three gate firing circuits for the three phases, shown on pages 2-4 of SKOO 10. References 
to follow are for phase A on page 2. 
R8 sets the gate current. The voltage across the primary of T2 is given by the gate-cathode drop 
plus a small drop in R4, plus a diode drop in Dl. The source is a regulated 12V. R8 is chosen as 
1 00 n to set the current at approximately 100 rnA, assuming all of the drops on the secondary add 
up to 2 V. 
D9 is a flyback diode and D6 provides flux reset. Values are chosen so that the flux always resets 
after every pulse, even for worst-case on-time. The transformer is a Coilcraft SD250-l. Rl and Cl 
form a gate snubber, possibly unnecessary but always advisable. 
3.4 SCRs 
The chosen SCRs are International Rectifier 1 ORIA40 stud-mount non-isolated devices. All three 
are mounted to a single heat sink, Wakefield 403K. Isolation is achieved with thermal washers. 
Additionally, there are 0-rings on the studs to guarantee separation between the stud and the heat 
sink. 
The SCRs have been tested using a 208V three-phase source in a mid-point rectifier with a resistive 
load up to 10 ADC. They have also been tested with RL loads and capacitive loads from lower 
voltages. The highest case temperature seen is 56°C in a 22°C ambient with the box closed. It is 
anticipated that even higher currents are possible without stressing the SCRs. 
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Any piece of equipment is useless without a good user interface. Most of our inputs as well as the 
display are on the front panel of the box. The external trigger and the internal/external switch are 
on the back, putting them out of sight (and hopefully out of mind) for the novice user. 
4.1 Timing Control 
There are two displays integrated on PB0012. The display was originally calibrated in pulses, but 
now displays in milliseconds, in increments of 5 ms. Each display unit is a four-digit seven-
segment LED. They are labeled "master" and "phase" for master delay and phase-to-phase delay. 
The user input for fully digital operation is an encoder. We chose a Grayhill62A11-02-050S 
optical encoder for reliability; it includes mechanical detents for tactile feedback. For long delay 
times, incrementing in 5 ms steps would be interminably slow, so a coarse/fme switch is available. 
In coarse mode, increments are 1 00 ms. Another switch determines whether the user is adjusting 
the master or phase-to-phase delay. 
For some applications, an analog input is desired. This allows the construction of a closed-loop 
system. A switch determines whether the master delay derives digitally or from the analog input. 
The analog input is a BNC with a 50 ohm termination and protection. The input range is 0 to 5 V, 
which corresponds to a delay range ofO to 20.47 ms. 
4.2 Operational Control 
At power-up, delays are all set to minimum (0.005 ms for master, 0.300 ms for phase-to-phase) 
delay. To give the user the opportunity to adjust delays prior to energizing the power circuit, an 
enable switch is available. 
Standard operation ftres the A phase SCR some delay time after the master trigger goes high. In 
some applications, such as the negative half of a bridge rectifier, the user may desire to ftre after 
the master trigger goes low. A "TRUE/INVERTED" switch is available for this operation. 
Advanced users may desire external triggering. The switch towards the bottom of the back panel is 
an internal/external switch. The master trigger goes high when the voltage on the orange post goes 
positive with respect to the blue post. 
There is a power switch on the back panel. Power derives from a standard IEC320 cord via a 250 
mA standard fuse. Power is indicated by an LED on the front panel, which is powered from 5V. 
4.3 Power Connections 
The SCR anodes and cathodes are on the front panel via binding posts. Each is rated for 15 A. 
Orange is the anode, for a weak "positive" connotation. 
4.4 Internal Jumpers 
A jumper, J5, is provided to invert the main internal trigger. This may be necessary depending on 
how the rest of the box is wired. So far, we have not needed to invert. 
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A jumper, JP2, is provided to switch from the microcontroller-derived clock to a PLL-derived 
clock. This can be used for other frequencies besides 60 Hz. For proper operation of the PLL, 
another jumper, JPl, is provided to set the nominal center frequency of the oscillator. The high 
range is for 400Hz, the low range is for 50/60Hz, and the middle range is for other frequencies in-
, between. Note that in PLL operation, the displayed delay will be 0.005x the number of pulses, with 
4096 pulses per cycle. 
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The enclosure is a modified Hammond 1458E5. We chose ASA 61 Grey for the top and bottom, 
and stayed with the standard Contempra Gray (more like beige) front and black back. This type of 
box was chosen to be consistent with the 2002 version of the FET box. 
The enclosure was designed in Autodesk Inventor. PDFs of the machining prints are available, as 
well as the source Inventor files, under PJ0004 rev B. 
The front panel was silk-screened black. At the time the order was submitted, we planned to have 
the display in pulses. We later decided to display milliseconds to reduce confusion. The ECE 
Machine Shop painted over the text indicating the readout type. 
Looking back, the box is really just a little too small for the system. It would have been better to 
have another inch in height and in width, although depth would not have helped much. The 
1458E5 gave us the best possible solution for a standard box. The height is dictated mainly by the 
SCR heat sink assembly, but also by the display board and binding posts on the front panel. The 
width is dominated by the SCR heat sink assembly plus the power outlet and switch. Another inch 
in width would have greatly simplified the assembly of the power input. 
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This test procedure was meant to be as generic as possible, but a couple of issues specific to the 
Power Lab at the University of lllinois could not be made generic enough: 
• It is assumed that a 120 V AC three-phase set (standard plug) is available to power 
equipment and is synchronized to whatever three-phase source is used in the experiments. 
• Some steps require the use of a 25 V Ac (line to neutral) three-phase source. Transformer 
implementation of this source should have a Y -connected secondary at a low enough 
potential to be safe for testing, but high enough to be able to power the external trigger 
circuitry. Refer to 3.2.2 for the proper ratings. 
6.2 Introduction 
The added complexity of the new SCR Boxes requires a systematic test procedure. This section 
allows any user to verify operation of the box, either after initial assembly or for troubleshooting. 
Individual subsections cover testing of the different subsystems of the SCR Box. For reference, a 
diagram of the front panel is shown in Figure 1. 
SCR Control Box 
University of Illinois at Urbana-Champaign 
Power 
Master 
Delay 
Source 
True 
I 
Coarse 
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Master-
I 
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CATHODE 
Figure 1. SCR Box front panel diagram. 
ms 
ms 
The trigger source selector switch is located on the back panel. The position TOWARDS the 
external trigger banana post connectors is for external triggering. Similarly the position AWAY 
from the connectors is for internal triggering. The orange terminal is positive relative to the blue 
terminal. 
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All measurements, unless otherwise stated, are referenced to ground. Ground test points available 
are TP12, TP14, TP21, TP22 and TP23. Analog ground is TP18. The isolated ground for the 
external trigger input is TP44. As a reference, Figure 2 shows a diagram of the main board to aid 
in locating individual parts or test points. 
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Figure 2. SCR Box control PCB diagram. 
6.3 Known Issues 
• Noise is injected to the digital bus line from the serial clock within the interface cable that 
connects the main PCB to the display PCB. This problem will manifest itself as random 
ftring of the SCRs, and seems to be more sensitive as the master delay is increased. A 
workaround is to use a custom interface cable that shields the lines and uses an overall shield. 
The particular grounding scheme (on each side or both sides) did not seem to make any 
difference, but in general it was observed that this solution minimizes the problem. 
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• The accuracy of the delays is limited(± 5 !-LS) by the uncertainty created from the lack of 
synchronism between the high frequency clock derived from the microcontroller and the 
trigger signal derived form the internal or external trigger circuit. Although the high 
frequency clock derived from the PLL section is synchronized to the trigger signal, the 
resolution of the PLL itself (since it is working as a frequency multiplier) also gives a 
comparable uncertainty. Reduction of the multiplier (current implementation uses a 212 
multiplier) should minimize this uncertainty. 
• When using the external trigger, noise in the input voltage (particularly spikes) can alter the 
zero crossing detection or introduce false triggering. A passive filter is used to minimize the 
effect of this noise. This has the effect of introducing a delay (about 1 00 j..lS) in the trigger 
signal. Noise spikes are particularly troublesome and are typically created by current 
commutation. Therefore, the trigger logic is designed to remove false triggers once the 
trigger sequence is already in progress. Essentially the zero crossing detection is disabled 
during particular periods in time when a true zero cross cannot occur. 
6.4 Converter Operation 
This section covers the tests that do not require opening the SCR Box for access to internal signals. 
It should be used to verify normal operation of the box. Typical failures for this section are missed 
phases at the output (SCR not fired or bad internal connection), no output (problem with 
True/Inverted switch or with trigger circuit), improper phasing or wrong delay observed (mixed 
internal SCR connections, problem with True/Inverted switch or misconfiguration of the internal 
calibration delay). 
1. Connect the power cable of the box to the phase A power outlet. 
2. Connect phase A (typically from the 25 V AC source) to the external trigger. The phase wire 
should be connected to the orange connector and the neutral to the blue connector. 
3. Power up the SCR Box. The main power LED should light up and the displays should read 
0.005 for the Master delay and 0.300 for the Phase-to-Phase delay. If the box does not 
power up or the displays do not light up, verify operation of the power distribution. 
Sometimes, the displays might power up with all segments illuminated. Turning the box 
off and on should correct the issue; if not, there is a problem with the display. 
4. Set the Phase-to-Phase delay to 5.555 ms (the nominal value for 60Hz operation). 
5. Implement a half-bridge controlled rectifier as shown in Figure 3, using the 25 V Ac source 
(the 3-phase transformer set). Connect the differential (scope) probe across the load 
resistor. Setting the scope's trigger to AC line will help displaying the waveforms. 
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Figure 3. HaH-bridge controlled rectifier with resistive load. 
6. Set the trigger switch to Internal. 
7. Verify operation of the (trigger) Enable switch. Enabled will show a waveform similar to 
what is shown in Figure 4. Disabled will make the output of the converter zero. 
8. With the Master delay control set to digital, vary the master delay from 0.005 ms to about 9 
ms using BOTH the coarse and fine control to verify their operation. The output should 
look like the sequence shown in Figure 4. If the waveform does not resemble the ones 
shown in the figure, verify operation of the trigger stage. 
9. Set the trigger switch to External. 
10. Verify operation by repeating steps 7 and 8. The waveforms should be almost the same. 
11. Connect a function generator to the BNC connector for analog control. Set the function 
generator for a sine wave of 1 Hz between 0 and 2 V. 
12. Set the Master Delay Source to Analog (use any trigger source). This will modulate the 
delay by the sine wave. The modulation should be close to 100 % (i.e., the delay should go 
from about 0 ms to 9 ms giving 100 % to 0 % output voltage). The modulation process in a 
slow time scale should look like what is shown in Figure 5. If the output is not modulated, 
then verify the analog input circuit (User Interface Section). 
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Figure 4. Converter output for different Master delays. 
13. Verify operation of the True/Inverted switch. Reverse the connections on the external 
trigger input and set the switch to Inverted. Operation should be the same as in step 8, 
since the reversal of the external trigger connections is cancelled by inverting the trigger. 
14. If no faults are found, the box is functioning properly; terminate the test. 
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Figure 5. Output voltage modulation. 
0000001 
1. Connect the power cable to any electrical outlet and power up the box. Verify that the 
Power LED lights up and that the LED digits light up (they should light up as 0.005 for the 
Master delay and 0.300 for the Phase-to-Phase delay). 
2. Verify that ac power is available. Connect at TP8 and at TP7; and verify that the readings 
are equal and around 14 V RMS· If no voltage is present, check the fuse on the power 
receptacle. 
3. Verify the de power voltages. TP24 sho}lld be unregulated 16 V, TP25 should be 12 V 
nominal, TP26 should be 5 V nominal, and TP28 with respect to TP 18 should be 5V 
nominal. 
4. Verify de power to the display board mounted on the front panel. If the voltages on the 
main board are correct and the displays light up as 0.005 and 0.300, then power is ok. 
Otherwise, verify that pin 6 on the display board is 5 V nominal. Alternatively, the 
terminals toward the inside of the board on R1 or C 1 can be verified. 
6.6 Trigger System 
1. Make sure that the calibration delay (SW1) is set to zero (all jumpers inactive). The 
inactive position (as marked in the board) is AWAY from the front panel. 
2. Follow the procedure in Part 1 to prepare the box for normal converter operation. Monitor 
the output voltage with the differential probe. 
3. Verify the operation of the microcontroller. Check TP29 for the high frequency clock at a 
nominal 200 kHz (NOT 50 % duty ratio). If this signal is not present then the 
microcontroller is not operating properly. _, 
4. Verify the internal trigger circuit. 
SCR Box 2003 
a. Verify that TP38 is fixed at 2.5 V nominal (voltage reference). 
b. Verify that TP27 is a square wave at nominal 50 % duty ratio and in phase with the 
voltage powering the box (typically phase A). 
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5. Verify the external trigger circuit. Use the differential probe when verifying signals on the 
isolated side. 
a. Using the isolated ground (TP44), verify that TP43 is approximately 13 V 
unregulated de. 
b. Verify that TP42 is 5 V nominal (zener regulated). 
c. Verify that TP37 is a square wave at nominal 50% duty ratio and in phase with the 
external trigger input voltage. 
d. Verify that TP36 shows LOGICAL inversion of the previous signal (the signals 
will have different amplitudes). This is on the output side of the optical isolator, so 
a regular probe can be used. 
6. Verify TP35, the main trigger signal going into the CPLD. This is the trigger signal 
according to the trigger source selector and the True/Inverted switch. Verify all 
combinations ofboth switches (no change should be observed between internal and 
external triggering). Keep the signal in the scope as a reference. 
7. Verify TP33, the high frequency clock going into the CPLD; it should be the same as 
TP29. Make sure that JP2 is closed to gate the high frequency clock coming from the 
microcontroller. 
8. Verify the master counter enable signal, EN_MC (TP15, active low). Move the signal with 
signal by changing the Master delay. The falling edge should be in synch with the raising 
edge of the trigger signal. The raising edge should move as the Master delay is varied. 
Refer to Figure 6 (Chl- Trigger, Ch2- EN_MC, Ch3- EN_PPCl, Ch4- EN_PPC2). 
9. Verify the phase-to-phase counter 1 signal, EN_PPCl (TP16, active low). The whole 
signal should move as the Master delay is changed. The raising edge should move as the 
Phase-to-Phase delay is varied. Refer to Figure 6. 
10. Verify the phase-to-phase counter 2 signal, EN_PPC2 (TP20, active low). The whole 
signal should move as the Master delay is changed. Both edges will move as the Phase-to-
Phase delay is changed. Refer to Figure 6. 
~----+t ···· · ······ ·· · · 
..................... ~ ......... . . .. 
~ -
.... . . .. . ·· · • · · · ··· · · ·· · · 
;.. 
. . . . ; 
MJ2. 00~ AL.<;.~.! .... L ...... ~.:.=!.O. .. Y.J 
17 Mar 2004 
14: 39: 51 
. . 
. .. . ..... . ...... ... . ... . 
' . ! : 
i.. . .-
(a) Master delay 2 ms, Phase-to-Phase delay 2 ms (b) Master delay 2 ms, Phase-to-Phase delay 6 ms 
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(c) Master delay 6 ms, Phase-to-Phase delay 2 ms (d) Master delay 6 ms, Phase-to-Phase delay 6 ms 
Figure 6. Timing sequence for different delays. 
11. Set the Phase-to-Phase .delay to 5.555 ms (nominal for 60Hz operation) and enable SCR 
firing. 
12. Verify the gate control signals for the SCRs, TP19 (SCR A), TP17 (SCR B) and TP18 
(SCR C). They should be pulse trains that start with the raising edge of the corresponding 
enable signal (SCR A- EN_MC, SCR B- EN_PPC1 and SCR C- EN_PPC2) and end . 
with the falling edge of the next one. Figure 7 shows the sequence to be expected for 
Phase A, for Master delays of 1 ms and 6 ms. Ch1 is the trigger signal; Ch2 is EN_ MC, 
Ch3 is EN_PPC1; Ch4 is the SCR A control signal; and Refl is the output voltage 
waveform. Notice that the first pulse of the SCR control signal is wider. 
Chl Freq 
60.00 Hz 
,.._ ______ """' Low signal 
(a) 2 ms 
amplitude 
3 Mar 2004 
14:55:47 
(b) 6 ms 
Ch1 Freq 
60 .00 Hz 
3 Mar 2004 
14:57:44 . 
Figure 7. Phase A trigger sequence for different Master delays. 
6.7 Gate Drives 
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1. From 6.6, SCR control signals should have been verified. These are the pulses that are fed 
to the gate drives. 
2. Verify the voltage on the primary side of the pulse transformer for SCR A (TP9). It should 
be at 12 Vat rest and pulse between 0 V and 28 V when active. If flux is completely reset 
during pulsing, the signal goes back to 12 V. 
3. Connect the differential probe across TP1 and TP2, the secondary side of the transformer. 
This is the voltage applied to the gate of the SCR. The secondary voltage should mimic the 
primary voltage. Figure 8 shows the gating process for a small Master delay. Ch1 is the 
trigger signal, Ch2 is the control signal, Ch3 is the primary side voltage and Ch4 is the 
voltage applied to the gate of the SCR. 
4. Repeat the previous ~tep for SCRs Band C primary side (TP10 and TP11) and the 
corresponding secondary voltage (TP3, TP4 and TP5, TP6). 
6.8 PLL Section 
3 Mar 2004 
15:35:46 
Figure 8. Gate drive A operation for a small Master delay. 
The SCR Box includes a PLL section as a second source of high frequency pulses that feed the 
counters in the delay process. By synchronizing to the trigger signal (internal or external) the delay 
is in degrees as opposed to absolute time. Therefore, a fixed delay can be achieved (i.e., delay 
angle a) independently of the frequency of the power source. A multiplier of 212 is used, thus 
giving a resolution of approximately 0.088° per step. 
The high frequency clock generated by the circuit has to be Il:lanually selected (JP2) to be used in 
the trigger circuit. 
1. Make sure that the frequency range of the circuit is correct. Typically it will use the low 
frequency range (i.e., both jumpers in JP1 closed) for 60Hz operation. 
2. Verify the signal in TP31. This should be in synch with whatever the trigger signal is (i.e., 
Internal/External, True/Inverted). If it is not (assorted notches on the signal jumping 
around), then the frequency range might not be correct. 
SCR Box2003 
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3. Verify the signal in TP32. This is the high frequency clock generated by the circuit and 
should be nominally 212 times the input frequency (245.7 kHz for 60Hz input). 
6.9 User Interface Section 
This section covers the analog input and the encoder logic. The analog input has a 50 n input 
impedance, so the source driving this input should not be soft. The outputs of the encoder are open 
collector, so pull-up resistors are used. 
1. Verify TP41 and TP39 for proper operation of the encoder. They should be square 
waveforms that follow a repetitive pattern as the encoder is moved (every four steps the 
sequence will repeat). Figure 9 shows the sequencing of the encoder outputs as the 
encoder is moved eight steps (two cycles); each step corresponds to a particular logic 
combination of the encoder outputs (Chl- TP41, Ch2- TP39). If no signal is present, 
there is probably no power feeding the encoder. 
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Figure 9. Encoder outputs for a two cycle movement of the encoder. 
2. For the analog input, if no control of the Master delay is achievable, one of the input 
protection diodes might be damaged or reversed. 
3. Verify the physical integrity of the MTA-100 connectors. During assembly it was 
observed that a significant number of connectors were not crimped correctly and therefore 
bad connection to the header resulted. Also, sometimes the switches on the front panel 
might fail. 
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******************************************************************************************* 
SCR Box - Microcontroller code 
This program implements all routines for the SCR Box microcontroller. 
Tasks include reading delay information, displaying delay information, 
calculating delays and output gating signals for the SCR drivers. 
coded by: 
zakdy sorchini 
Target: 
PIC16F72 - MAKE SURE TO SET PROPER CONFIGURATION BITS: Oscillator HS 
NOTES: 
1. since Interrupt code uses SPI transfer, ALL transfers in Main 
interrupts for proper operation. 
2. Seems like when making a CALL to a subroutine, interrupts are 
loop must disable 
affected (not serviced?) 
CALL for the BIN2BCD changed the code to just use explicit code and not a 
' conversion. 
I 
Revision History: 
version B 8/05/2003: changed time base. Display in milliseconds. 
changed BIN2BCD from subroutines 
' to explicit code. 
interrupt code. 
version A - 7/30/2003: 
changed implementation of 
Initial code for the SCR Box. 
' •******************************************************************************************** 
' 
******************************************************************************************** 
PIN ASSIGMENT TABLE 
RAO - shift Register Enable 
RA1 - A/D Enable 
RA2 - Display Driver Enable 
RA3 - Load Master counter 
RA4 - Free 
RA5 - Load Phase-to-Phase counter 1 
RBO - Master counter done input 
RB1 - Gate A 
RB2 - Gate B 
RB3 - Gate C 
RB4 - Free 
RB5 - Free 
RB6 - Phase-to-Phase counter 1 done input 
RB7 - Phase-to-Phase counter 2 done input 
RCO - Free 
RC1 - Free 
RC2 - HF clock - PWM module 
RC3 - serial clock 
RC4 - Serial Data In 
RC5 - serial Data out 
RC6 - Digital/Analog Master Delay input 
RC7 - Load Phase-to-Phase counter 2 
******************************************************************************************** 
#include 
#define OPTION 
#define SDO 
#define SCK 
#define RBPU 
#define LED_RATE 
#define STAT_H 
byte 
#define STAT_L 
byte 
#define NUM_H 
Bin-BCD 
#define NUM_L 
#define ONES 
"P16F72.inc" 
Ox81 
7 
. 5 
Ox20 
Ox21 
Ox22 
Ox23 
Ox24 
5 
3 
Page 1 
Display update rate 
SCR bo~ status register HIGH 
SCR box status register LOW 
High part of number for 
Low part of number for Bin-BCD 
BCD result 
SWOOOO_B 
#define TENS 
#define HUND 
#define THOU 
#define TENK 
#define AD_O_L 
#define AD_O_H 
#define AD_1_L 
#define AD_1_H 
#define STAT_H_OLD 
#define STAT_L_OLD 
#define M_DELAY_H 
#define M_DELAY_L 
#define PP_DELAY_H 
#define PP_DELAY_L 
#define TEMP 
#define AD_COUNT 
#define PORTB_OLD 
#define TEMP_INT 
#define TEMP_CNT 
#define FLAG 
#define GATE 
Ox35 
Ox36 
Ox37 
#define M_DELAY_H_PLD Ox3a 
for transfer to the CPLD 
#define M_DELAY_L_PLD Ox3b 
the limits are enforced 
#define PP_DELAY_H_PLD 0x3c 
#define PP_DELAY_L_PLD Ox3d 
#define LED_UPDATE 
#define LED_UPDATE_L 
#define W_TEMP 
#define STATUS_TEMP 
Ox3f 
Ox25 
Ox26 
Ox27 
Ox28 
Ox29 
Ox2a 
Ox2b 
Ox2c 
Ox2d 
Ox2e 
Ox2f 
Ox30 
Ox31 
Ox32 
Ox33 
Ox34 
Ox38 
Ox39 
Ox3e 
Ox70 
Ox71 
Previous two registers MUST be defined 
accross all banks 
BCD result 
BCD result 
BCD result 
BCD result 
Low part of A/D channel 0 
High part of A/D channel 0 
Low part of A/D channel 1 
High part of A/D channel 1 
old status 
old status 
Master delay 
Master delay 
Phase-to-phase delay 
Phase-to-phase delay 
Temp. register 
count for A/D update 
old PORTB value to determine what pin caused 
interrupt on change 
Temp register for interrupt routine 
Temp register for interrupt routine (for counters) 
; Flag for Timer 0 
; Mask for Gate signal 
These are the actual reg1sters used 
they are carefully updatedmto ensure 
and is safe to use them all the time 
Display 
Display update register 
update register, low part 
Temp w for interrupts 
Temp STATUS for interrupts 
NOTE: 
•******************************************************************************************** 
' STATUS WORD DEFINITION 
STAT_H 
Bits 7-6: 
Bit 5: 
Bit 4: 
Bits 3-0: 
STAT_L 
Bits 7-0: 
Encoder 
Master/Phase-to-phase 
coarse/Fine 
calibration Delay bits 11-8 
calibration Delay bits 7-0 
' 
·******************************************************************************************** 
' 
******************************************************************************************** 
RESET VECTOR 
******************************************************************************************** 
org 
go to MAIN 
OOh 
******************************************************************************************** 
INTERRUPT CODE 
The ISR will load the counters when it is safe to do so, basically when the counter has 
been disa~led by the triggering process. 
Note that this code will use the SPI interface. special care has to be taken to ensure 
that if the interrupt occurs during SPI use in main loop, proper status will be preserved. 
Perhaps the best thing to do is just disable interrupts while processing the SPI transfer. 
This assumes that the interrupt code is, therefore, not time critical. 
Also note that there is a minimum Phase-to-Phase delay enforced by this code. 
******************************************************************************************** 
INTER 
org 
; PUSH implementat1on 
movwf W_TEMP 
04h 
Page 2 
STATUS,W 
STATUS_ TEMP 
SWOOOO_B 
swapf 
movwf 
bcf STATUS,RPO ; switch to Bank 0 - IMPORTANT 
;code starts here 
btfsc 
call 
btfsc 
call 
btfsc 
call 
; POP implementation 
POP 
swapf 
movwf 
done 
STATUS 
swapf 
swapf 
retfi e 
PORTB_INT 
movlw 
is set to 180 degrees 
movwf 
the same time 
PB_LOOP 
decfsz 
movf 
go to 
PORTB,W 
INTCON,TMROIF 
TMRO_INT 
INTCON,INTF 
EXT_INT 
INTCON,RBIF 
PORTB_INT 
STATUS_TEMP,W 
STATUS 
W_TEMP,f 
W_TEMP,W 
Oxff 
TEMP_INT 
TEMP_INT,f 
PB_LOOP 
bcf INTCON,RBIF 
movwf TEMP_INT 
xorwf PORTB_OLD,f 
btfsc PORTB_OLD,7 
call RB7_CHG 
btfsc PORTB_OLD,6 
call RB6_CHG 
movf TEMP_INT,W 
movwf PORTB_OLD 
check if timer 0 interrupt 
goto timer 0 interrupt 
check if external interrupt 
goto external interrupt 
check if PORTB interrupt 
goto PORTB interrupt 
note that swapping nibbles is only 
; to avoid changing 
waste some time - needed when pp-delay 
since both pins will change state at 
end mismatch condition 
clear interrupt flag 
save ~ort value 
xor o d value with new value 
pin changed call c-ode 
pin changed call code 
old value ~:~pdate of port 
check to see if the port changed aga1n 
btfss INTCON,RBIF 
EXT_INT 
TMRO_INT 
movf 
movwf 
movf 
andlw 
addwf 
movf 
addwf 
btfsc 
incf 
call 
movf 
addwf 
call 
bcf 
bsf 
Gate signals 
return 
go to PORTB_INT 
bsf GATE,l 
bcf GATE,3 
bcf INTCON,INTF 
enable gate A pulses 
disable gate c pulses 
clear interrupt flag 
M_DELAY_H_PLD,W 
TEMP_CNT 
STAT_H,W 
Ox Of 
TEMP_CNT,f 
M_DELAY_L_PLD,W 
STAT_L,W 
movf TEMP_CNT,W 
calibration + master delay high part 
calibration + master delay low part 
; prepare to send to shift register 
used to test for overflow STATUS,O 
TEMP_CNT,W 
READ 
M_DELAY_L_PLD,W 
STAT_L,W 
READ 
PORTA, 3 
PORTA,3 
return 
bcf 
comf 
movlw 
movwf 
movf 
andwf 
movwf 
return 
FLAG,f 
.225 
TMRO 
FLAG,W 
GATE,W 
PORTB 
overflow occured, increment high part 
calibration + master delay low part 
strobe pin to load Master counter 
INTCON,TMROIF 
Page 3 
clear interrupt flag 
toggle flag 
load timer 
RB7_CHG 
btfss 
return 
movf 
call 
movf 
call 
bcf 
TEMP_INT,7 
; pin 
bcf GATE,2 
bsf GATE,3 
PP_DELAY_H_PLD,W 
READ 
PP_DELAY_L_PLD,W 
READ 
SWOOOO_B 
is low, do nothing 
disable gate B pulses 
enable gate c pulses 
bsf 
PORTC,7 
PORTC,7 strobe pin to load PP counter 2 
return 
RB6_CHG 
btfss TEMP_INT,6 
return ; pin is low, do nothing 
movf 
call 
movf 
call 
bcf 
bcf GATE,! 
bsf GATE,2 
PP_DELAY_H_PLD,W 
READ 
PP_DELAY_L_PLD,W 
READ 
disable gate A pulses 
enable gate B pulses 
bsf 
PORTA,S 
PORTA,S ; strobe pin to load PP counter 1 
return 
·******************************************************************************************** 
' ; MAIN PROGRAM 
;******************************************************************************************** 
MAIN 
; Setup PORTA 
outputs 
is active high 
cl rf 
bsf 
movlw 
movwf 
movlw 
movwf 
bcf 
bcf 
PORTA 
STATUS,RPO 
Ox06 
ADCONl 
B'OOOlOOOO' 
TRISA 
STATUS,RPO 
.PORTA,O 
parallel load when disabled) 
bsf PORTA,! 
PORTA,2 
PORTA,3 
PORTA,S 
low 
active high 
active low 
active low 
; Setup PORTB 
Setup PORTC 
active low 
bcf 
bsf 
bsf 
cl rf 
bsf 
movlw 
movwf 
bcf 
bsf 
bsf 
bsf 
clrf 
bsf 
movlw 
movwf 
bcf 
bsf 
; setup SPI port 
bsf 
bcf 
PORTB 
STATUS,RPO 
8'11000001' 
TRISB 
PORTB 
STATUS,RPO 
PORTB,l 
PORTB,2 
PORTB,3 
STATUS,RPO 
8'01010000' 
TRISC 
STATUS,RPO 
PORTC,7 
SSPCON,SSPEN 
SSPCON,SSPMO 
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clear output data latches 
; switch to bank 1 
configure pins as digital pins 
set RA4 as input, all others to 
switch to bank 0 
chip select for shift register 
; (register will 
chip select for A/D is active 
load for display driver is 
load for Master counter is 
load for PP counter 1 is 
clear output data latches 
; switch to bank 1 
RBO input, RBl-5 outputs, RB6-7 inputs 
switch to bank 0 
allow SCR triggering 
allow SCR triggering 
allow SCR triggering 
clear output dat~ latches 
switch to bank 1 
RC6, RC4 inputs, all others outputs 
; switch to bank 0 
; load for PP counter 2 is 
enable synchronous serial port 
set as SPI master with clock = Fosc/4 
bcf 
bcf 
bcf 
bsf 
high 
bsf 
bcf 
bcf 
bcf 
out 
bcf 
rising edge of SCK 
Setup PWM 
200kHz for 
bcf 
bcf 
module 
bsf 
movlw 
movwf 
16MHZ Xtal) 
bcf 
movlw 
movwf 
bsf 
bcf 
bcf 
movlw 
movwf 
movlw 
movwf 
configure LED driver 
movlw 
call 
movlw 
call 
bsf 
bcf 
movlw 
call 
movlw 
call 
bsf 
bcf 
movlw 
call 
movlw 
call 
bsf 
bcf 
digits) 
Setup Timer 0 
movlw 
call 
movlw 
call 
bsf 
bcf 
bsf 
bcf 
bcf 
clrf 
; setup Interrupts 
bsf 
bsf 
interrupt 
bcf 
.19 
PR2 
SSPCON,SSPM1 
SSPCON,SSPM2 
SSPCON,SSPM3 
SSPCON,CKP 
STATUS,RPO 
TRISC,SDO 
TRISC,SCK 
SSPSTAT,SMP 
SSPSTAT,CKE 
STATUS,RPO 
PORTC,SDO 
STATUS,RPO 
STATUS,RPO 
8'00000101' 
CCPR1L 
STATUS,RPO 
TRISC,2 
STATUS,RPO 
8'00000100' 
T2CON 
8'00001100' 
CCP1CON 
Ox09 
READ 
Oxff 
READ 
OxOa 
READ 
Ox Of 
READ 
OxOb 
READ 
Ox07 
READ 
OxOc 
READ 
Ox01 
READ 
TMRO 
PORTA,2 
PORTA,2 
PORTA,2 
PORTA, 2 
PORTA, 2 
PORTA,2 
PORTA,2 
PORTA,2 
STATUS,RPO 
OPTION,TOCS 
STATUS,RPO 
SW0000_8 
STATUS,RPO 
OPTION,INTEDG 
clock polarity - idle state is 
switch to bank 1 
SDO must be set as output 
SCK must be set as output 
sample data at middle of data 
clock edge - data xmit on 
switch to bank 0 
set SDO to 0 
switch to bank 1 
set the PWM period (freq 
switch to bank 0 
set the PWM duty cycle to 50% 
switch to bank 1 
set CCP1 pin as an output 
switch to bank 0 
enable Timer 2 
set PWM mode 
;set decode mode 
;set intensity to max 
;set scan limit (scan all 
;set shutdown to normal 
; switch to bank 1 
; set as timer operation 
; switch to bank 0 
reset timer register 
; switch to bank 1 
positive edge triggered external 
bsf 
bsf 
INTCON,R8IE 
bsf 
STATUS,RPO ; switch to bank 0 
INTCON,INTE ; enable external interrupt 
; enable PORT8 interrupt on change 
INTCON,TMROIE enable Timer 0 interrupt 
bsf 
Init some registers 
clrf 
INTCON,GIE ; enable interrupts 
M_DELAY_H 
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clrf 
clrf 
call 
make STAT_OLD=STAT 
movlw 
movwf 
not time) 
time) 
movlw 
movwf 
movlw 
movwf 
; start main loop 
LOOP 
PP_DELAY_H 
GATE 
READ_SR 
.1 
M_DELAY_L 
.60 
PP_DELAY_L 
LED_RATE 
LED_UPDATE 
SWOOOO_B 
read shift register to initialize STAT 
word - basically will 
start with 1 in Master delay (steps, 
start with 60 in P-P delay (steps, not 
initialize display update register 
Decipher encoder - see if need to increase or decrease delay 
Basically a brute force approach - just test the reasonable combinations 
Assumes that scanning of the encoder is fast enough 
call READ_SR 
delays 
in TEMP 
in w 
DECREASE 
movf STAT_H,W 
movwf 
rrf 
rrf 
andlw 
movwf 
movf 
andlw 
iorwf 
movf 
sublw 
btfsc 
go to 
movf 
sublw 
btfsc 
go to 
movf 
sublw 
btfsc 
go to 
movf 
sublw 
btfsc 
go to 
movf 
sublw 
btfsc 
go to 
movf 
sublw 
btfsc 
go to 
movf 
sublw 
btfsc 
go to 
movf 
sublw 
btfsc 
go to 
go to 
movlw 
btfsc 
movlw 
btfss 
go to 
subwf 
btfsc 
TEMP 
TEMP,f 
TEMP,W 
8'00110000' 
TEMP 
STAT_H_OLD,W 
8'11000000' 
TEMP,f 
TEMP,W 
8'00010000' 
STATUS,2 
INCREASE 
TEMP,W 
8'00100000' 
STATUS,2 
DECREASE 
TEMP,W 
8'01110000' 
STATUS,2 
INCREASE 
TEMP,W 
8'01000000' 
STATUS,2 
DECREASE 
TEMP,W 
8'11100000' 
STATUS,2 
INCREASE 
TEMP,W 
8'11010000' 
STATUS,2 
DECREASE 
TEMP,W 
8'10000000' 
STATUS,2 
INCREASE 
TEMP,W 
8'10110000' 
STATUS,2 
DECREASE 
DO_NEXT 
1 
STAT_H,4 
.20 
STAT_H,S 
DEC_P_TO_P 
M_DELAY_L,f 
STATUS,O 
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read shift register 
assemble word to see how to update 
rotate right and place result 
rotate right and place result 
clear bits 
save byte 
clear bits 
OR to form final byte store in TEMP 
check zero flag 
check zero flag 
check zero flag 
check zero flag 
check zero flag 
check zero flag 
check zero flag 
check zero flag 
; if bit 4 clear then dec fine 
, if bit 4 set then dec coarse 
if bit 5 set then dec master 
decrement 
skip if no borrow 
go to 
decf 
btfss 
go to 
clrf 
clrf 
go to 
DEC_P_TO_P 
subwf 
btfsc 
go to 
decf 
btfss 
go to 
clrf 
clrf 
go to 
INCREASE 
movlw 
btfsc 
movlw 
btfss 
go to 
addwf 
btfss 
~oto 
1ncf 
btfss 
go to 
movlw 
movwf 
movlw 
movwf 
go to 
INC_P_TO_P 
addwf 
btfss 
~oto 
1ncf 
btfss 
go to 
movlw 
movwf 
movlw 
movwf 
go to 
DO_NEXT 
; Now check if need A/D 
btfsc 
delays) go to 
call 
movf 
movwf 
movf 
movwf 
DO_NEXT_2 
until now delays are 
movf 
btfss 
go to 
movf 
btfsc 
DO_NEXT_3 
incf 
movf 
btfss 
go to 
movlw 
subwf 
movlw 
btfss 
movwf 
DO_NEXT 
M_DELAY_H,f 
M_DELAY_H,7 
DO_NEXT 
M_DELAY_H 
M_DELAY_L 
DO_NEXT 
PP_DELAY_L,f 
STATUS,O 
DO_NEXT 
PP_DELAY_H,f 
PP_DELAY_H,7 
DO_NEXT 
PP_DELAY_H 
PP_DELAY_L 
DO_NEXT 
1 
STAT_H,4 
.20 
STAT_H,5 
INC_P_TO_P 
M_DELAY_L,f 
STATUS,O 
DO_NEXT 
M_DELAY_H,f 
M_DELAY_H,4 
DO_NEXT 
8'00001111' 
M_DELAY_H 
Oxff 
M_DELAY_L 
DO_NEXT 
PP_DELAY_L,f 
STATUS,O 
DO_NEXT 
PP_DELAY_H,f 
PP_DELAY_H,4 
DO_NEXT 
8'00001111' 
PP_DELAY_H 
Oxff 
PP_DELAY_L 
DO_NEXT 
data. If so, 
PORTC,6 
DO_NEXT_2 
READ_AD 
AD_O_H,W 
M_DELAY_H 
AD_O_L,W 
M_DELAY_L 
SW0000_8 
get value. 
borrow occurred decrement high part 
decrement p-to-p delay 
; skip if no borrow 
borrow occurred dec high part 
; if bit 4 clear then inc fine 
; if bit 4 set then inc coarse 
if bit 5 set then inc master 
increment 
skip if no carry 
carry occurred increment high part 
test if delay > 4095 
; reset delay to 4095 
decrement 
; skip if no carry 
carry occurred increment high part 
test if delay > 4095 
reset delay to 4095 
check Analog/Digital control bit 
if digital, just skip (already have 
read A/D 
replace the delay values with the ones 
; obtained from the A/D 
enforced to the max limit, now check the min limit 
M_DELAY_H,f 
STATUS,2 
DO_NEXT _3 high part is not zero, so ok 
M_DELAY_L,f 
STATUS,2 
M_DELAY_L,f delay was zero, so set to 1 again 
PP_DELAY_H,f 
STATUS,2 
DO_NEXT_4 
.60 
PP_DELAY_L,W 
.60 
STATUS,O 
PP_DELAY_L 
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high part is not zero, so ok 
check if result is pos1t1ve or zero 
result was negative, so reset to 20 
swoooo_s 
DO_NEXT_4 
bcf 
delay values 
to load the 
INTCON,GIE 
movf 
counter 
movwf 
movf 
counter 
movwf 
movf 
counter . 
M_DELAY_H,W 
disable interrupts - this is done to safely update the 
move proper value to the register used 
to load the 
to load the 
to load the 
movwf 
movf 
counter 
M_DELAY_H_PLD 
M_DELAY_L,W 
M_DELAY_L_PLD 
PP_DELAY_H,W 
PP_DELAY_H_PLD 
PP_DELAY_L,W 
movwf PP_DELAY_L_PLD 
move proper value to the register used 
move proper value to the register used 
move proper value to the register used 
bsf INTCON,GIE ; enable interrupts 
; check to see if time to update LED displays 
rate) 
loop 
DO_NEXT_5 
btfsc PORTC,6 
goto DO_NEXT_5 
decf 
btfss 
go to 
decf 
btfss 
go to 
movlw 
movwf 
LED_UPDATE_L,f 
STATUS,2 
DO_NEXT_6 
LED_UPDATE,f 
STATUS,2 
DO_NEXT_6 
LED_RATE 
LED_UPDATE 
; convert Master delay and display it 
movf M_DELAY_H,W 
movwf NUM_H 
movf M_DELAY_L,W 
movwf NUM_L 
convert the value to BCD result is in TENK, THOU, 
Notice t~at this cannot be in a subroutine (CALL) 
movf NUM_H,W 
overflow 
addwf NUM_H,f 
addwf NUM_H,f 
addwf NUM_H,f 
addwf NUM_H,f 
movf NUM_L,W 
addwf 
btfsc 
incf 
addwf 
btfsc 
incf 
addwf 
btfsc 
incf 
addwf 
btfsc 
incf 
NUM_L,f 
STATUS,O 
NUM_H,f 
NUM_L,f 
STATUS,O 
NUM_H,f 
NUM_L,f 
STATUS,O 
NUM_H,f 
NUM_L,f 
STATUS,O 
check Analog/Digital control bit 
if digital, just skip (fast update 
decrement update register low part 
decrement update register 
; not time to update, 
time to update 
reload the update register 
HUND, TENS, ONES 
since interrupt timing is affected 
; multiply high part by 5 
multiply low part by 5 and check for 
so up to here we have 
representation of the 
NUM_H,f 
the number 
delay 
NUM_H,w 
of pulses times five, therefore we have a microsecond 
andlw 
addlw 
movwf 
addwf 
addlw 
movwf 
addlw 
movwf 
movf 
andlw 
addwf 
addwf 
addwf 
addlw 
movwf 
swapf 
Ox Of 
OxfO 
THOU 
THOU,f 
Oxe2 
HUND 
Ox32 
ONES 
NUM_H,w 
Ox Of 
HUND,f 
HUND,f 
ONES,f 
Oxe9 
TENS 
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addwf TENS,f 
addwf TENS,f 
swa~f NUM_L,w 
and w Ox Of 
addwf TENS,f 
addwf ONES,f 
rl f TENS,f 
rl f ONES,f 
comf ONES,f 
rl f ONES,f 
movf NUM_L,w 
andlw Ox Of 
addwf ONES,f 
rl f THOU,f 
movlw Ox07 
movwf TENK 
movlw OxOa 
Lbl_M: 
addwf ONES,f 
decf TENS,f 
btfss 3,0 
go to Lbl_M 
Lb2_M: 
addwf TENS,f 
decf HUND,f 
btfss 3,0 
Lb3_M: 
go to Lb2_M 
addwf HUND,f 
decf THOU,f 
btfss 3,0 
Lb4_M: 
go to Lb3_M 
addwf THOU,f 
· decf TENK,f 
btfss 3,0 
go to Lb4_M 
movf 
btfss 
go to 
sf 
go to 
DISP_SHIFT_M 
movf 
movwf 
movf 
movwf 
movf 
movwf 
movf 
movwf 
bsf 
DISP_FINAL_M 
movlw 
movwf 
call 
DO_NEXT_6 
TENK,W 
STATUS,2 
DISP_SHIFT_M 
THOU,? 
DISP_FINAL_M 
TENS,W 
ONES 
HUND,W 
TENS 
THOU,W 
HUND 
TENK,W 
THOU 
HUND,7 
Ox05 
TEMP 
DISPLAY 
swOOOO_B 
move register to activate zero flag 
refers to the left display (start at digit 5) 
; Convert P-P delay and display it 
movf PP_DELAY_H,W 
movwf NUM_H 
movf/ PP_DELAY_L,W 
movwf NUM_L 
Convert the value to BCD result is in TENK, THOU, HUND, TENS, ONES 
Notice that this cannot be in a subroutine (CALL) since interrupt timing is affected 
movf NUM_H, w ; multiply high part by 5 
addwf NUM_H,f 
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SWOOOO_B 
addwf NUM_H,f 
addwf NUM_H,f 
addwf NUM_H,f 
movf 
overflow 
NUM_L,W multiply low part by 5 and check for 
addwf NUM_L,f 
btfsc STATUS,O 
incf NUM_H,f 
addwf NUM_L,f 
btfsc STATUS,O 
incf NUM_H,f 
addwf NUM_L,f 
btfsc STATUS,O 
incf NUM_H,f 
addwf NUM_L,f 
btfsc STATUS,O 
incf NUM_H,f 
so up to here we have the number 
representation of the delay 
swapf NUM_H,w 
andlw Ox Of 
of pulses times five, therefore we have a microsecond 
addlw OxfO 
movwf THOU 
addwf THOU,f 
addlw Oxe2 
movwf HUND 
addlw Ox32 
movwf ONES 
movf NUM_H,W 
andlw Ox Of 
addwf HUND,f 
addwf HUND,f 
addwf ONES,f 
addlw Oxe9 
movwf TENS 
addwf TENS,f 
addwf TENS,f 
swa~f NUM_L,W 
and w Ox Of 
addwf TENS,f 
addwf ONES,f 
rl f TENS,f 
rl f ONES,f 
comf ONES,f 
rl f ONES,f 
movf NUM_L,w 
andlw Ox Of 
addwf ONES,f 
rl f THOU,f 
movlw Ox07 
movwf TENK 
movlw OxOa 
Lbl_PP: 
addwf ONES,f 
decf TENS,f 
btfss 3,0 
Lb2_PP: 
go to Lbl_PP 
addwf TENS,f 
decf HUND,f 
btfss 3,0 
Lb3_PP: 
go to Lb2_PP 
addwf HUND,f 
decf THOU,f 
btfss 3,0 
Lb4_PP: 
go to Lb3_PP 
addwf THOU,f 
decf TENK,f 
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btfss 
go to 
DISP_SHIFT_PP 
DISP_FINAL_PP 
3,0 
Lb4_PP 
movf 
btfss 
go to 
bsf 
go to 
movf 
movwf 
movf 
movwf 
movf 
movwf 
movf 
movwf 
bsf 
movlw 
movwf 
call 
TENK,W 
STATUS,2 
DISP_SHIFT_PP 
THOU,? 
DISP_FINAL_PP 
TENS,W 
ONES 
HUND,W 
TENS 
THOU,W 
HUND 
TENK,W 
THOU 
OxOl 
TEMP 
DISPLAY 
HUND,7 
goto LOOP 
SWOOOO_B 
move register to activate zero flag 
refers to the right display (start at digit 1) 
•******************************************************************************************** 
; Read shift register subroutine 
;******************************************************************************************** 
READ_SR 
data 
bcf 
movf 
INTCON,GIE disable interrupts 
STAT_L,W 
movwf STAT_L_OLD 
movf STAT_H,W 
movwf STAT_H_OLD save old status word 
bsf PORTA,O 
bcf PORTA,O strobe chip select pin to load new 
bsf 
call 
movwf 
call 
movwf 
bcf 
bsf 
return 
READ 
STAT_H 
READ 
STAT_L 
PORTA,O 
PORTA,O 
INTCON,GIE 
now put register in shift mode 
; read STATUS value and save 
; disable shift register 
enable interrupts 
;******************************************************************************************** 
Read from SPI device subroutine 
Note: This code is critical regarding interrupts. If not disabled, an interrupt during 
; an execution of a transfer will have unpredictable results 
;******************************************************************************************** 
READ 
in w) 
WAIT 
in w 
btfss 
movwf SSPBUF 
bsf 
SSPSTAT,BF 
goto WAIT 
STATUS,RPO 
bcf 
movf 
STATUS,RPO 
SSPBUF,W 
return 
write to serial buffer (assume value 
; switch to bank 1 
wait until receive buffer is full 
; switch to bank 0 
read buffer (to clear BF flag) 
; read value is returned 
•******************************************************************************************** 
; Read A/D subroutine 
;*****************************fr************************************************************** 
READ _AD 
bcf 
· bcf 
INTCON,GIE 
movlw 
call 
PORTA,! 
OxOl 
READ 
; disable interrufts 
; se ect A/D 
; send start bit 
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movlw 
call 
movwf 
call 
movwf 
bsf 
movlw 
andwf 
bsf 
return 
8'10100000' 
READ 
AD_O_H 
READ 
AD_O_L 
PORTA,! 
8'00001111' 
AD_O_H,f 
INTCON,GIE 
SWOOOO_B 
select channel 0 
receive high byte 
receive low byte 
deselect A/D 
; clear upper bits channel 0 
enable interrupts 
******************************************************************************************** 
DISPLAY VALUE SUBROUTINE 
This subroutine makes 4 SPI transfers. Perhaps this is too much wait time for interrupts 
so just enable interrupts between transfers to reduce waiting time for an interrupt. 
******************************************************************************************** 
DISPLAY 
bcf INTCON,GIE 
movf TEMP,W 
incf TEMP,f 
call READ 
movf THOU,W 
call READ 
bsf 
bcf 
disable interrupts 
PORTA,2 
PORTA,2 
temp has the starting digit 
send digit byte 
send data byte 
; write thousands 
bsf INTCON,GIE enable interrupts 
movf TEMP,W 
incf TEMP,f 
bcf INTCON,GIE disable interrupts 
call READ send digit byte 
movf HUND,W 
ca 11 READ send data byte 
bsf PORTA,2 
bcf PORTA,2 ; write hundreds 
bsf INTCON,GIE enable interrupts 
movf TEMP,W 
incf TEMP,f 
bcf INTCON,GIE disable interrupts 
call READ send digit byte 
movf TENS,W 
call READ send data byte 
bsf PORTA,2 
bcf PORTA,2 ; write tenths 
bsf INTCON,GIE enable interrupts 
movf TEMP,W 
incf TEMP,f 
bcf INTCON,GIE disable interrupts 
call READ send digit byte 
movf ONES,W 
call READ send data byte 
bsf PORTA,2 
bcf PORTA,2 , write units 
bsf INTCON,GIE enable interrupts 
return 
end 
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SCR Box Microcontroller code. 
Intended for the Microchip MPLAB IDE. 
README 
see sw0001 for the CPLD code (schematic). 
Known Issues: 
1. code implemented as subroutines and the actual CALL implementation seems to 
affect Interrupt handlin9. changed to 
explicit code to avo1d the problem. 
Project File: 
Main File: 
SWOOOO_B.mcp 
SWOOOO_B.asm 
To compile, open the Project file. Make sure program the configuration Bits; 
oscillator 
should be set to HS and Watchdog Timer to OFF. 
The microcontroller is used to do the following tasks: 
1. Read configuration data (calibration delay, analog/digital control, 
Master/P-P encoder, coarse/fine encoder, etc.) 
2. Read encoder and update the delay values (read the A/D if necessary). 
3. Generate the HF clock for the time-based design. 
4. Generate the SCR triggering clock. 
5. Display the Master and P-P Delay values (send data to LED driver). 
Implies conversion of binary data to BCD values. 
6. Load the delay counters (send data to timing CPLD). 
7. Create gating signals for SCR triggering. 
************************************************************************************ 
******** 
NOTE: The operation of the uc is dependent on the actual implementation of the 
Timing block. 
see sw0001 for the CPLD implementation 
************************************************************************************ 
******** 
The software uses the PWM module (HF clock), a Timer (SCR triggering clock) and 
Interrupts (Gate signals) and a Main Loop. 
The Main Loop essentially reads the configuration data, and updates the delay values 
and displays them. 
The Timer is also used in Interrupt mode and is nominally a 10 us period clock. 
This clock is not fixed because it has a lower priority and can be interrupted. 
Interrupts check for the status of the counters and determines the appropriate time 
to load the counters with updated values. 
The gating signals are such that when the corresponding counter is done, the SCR 
will automatically see a trigger pulse. After a response time, the uc is able to 
respond to that even and starts the pulsing process for the SCR trigger. In this 
sense the first SCR trigger pulse will be longer than any subsequent pulse, but will 
be at the desired time (within timing precision). 
Interrupt processing is disabled whenever an SPI transfer is made in the main loop, 
because the Interrupt code makes use of SPI transfers. Although this makes the 
Interrupt processing not instantaneuos, so far it has been observed to work 
satisfactorily. 
An interaction between Interrupt processing and subroutines was observed. It was 
evident when a large number was displayed, which meant the Binary to BCD code was 
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README 
taking extra time to finish which affected the timing process (i.e., SCRs 
mi sfi ring). 
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This FF is used to extend and synch. the auto reset pulse of the counter 
y~ 
This is critical , otherwise the reset pulse is too small and the implementation had trouble with it 
Seems like by locking the pins, the pulse was missed 
Counter 12 
Implementation 
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Down Counter implementation 
Note that the counter RESET sets all FFs to 1 
FD 
.[ 
This FF is used to extend and synch. the auto reset pulse of the counter 
~ 
This Is critical , otherwise the reset pulse is too small and the implementation had trouble with it 
Seems like by locking the pins, the pulse was missed 
Counter 13 
Implementation 
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This gate generates the enable (T) signal for the next stage of the counter 
The FF is optimized to work in a down counter situation 
Custom FlipFlop 
Implementation 
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SCR Box CPLD code (schematic). 
Intended for the xilinx ISE. 
README.txt 
See swOOOO for the Microcontroller code. 
Known Issues: 
1. The Trigger de-glitching implementation limits the range of the Main and 
Phase-to-Phase counters. 
Project File: 
Main Files: 
Timing.npl 
Timing.sch - Main schematic 
FlipFlop.sch, FlipFlop.sym - custom FlipFlop 
counter_12.sch, counter_12.sym - custom Down counter 12 bits 
counter_13.sch, counter_13.sym - custom Down counter 13 bits 
Pin-Ass.ucf - CPLD Pin assigment 
To compile, open the Project file. Select the timing (timing.sch) in the 
module view window (it is an element under xc9572-15pc44- XST VHDL). In the 
process view window run synthesize, Implement Design and Generate Programming 
File. 
*********************** 
* 
* Main schematic: 
* 
************************ 
A serial-to-parallel shift register is used to interface the CPLD with the uc. 
This transfers the value to be loaded- into a particular counter (Master, 
Phaset-to-Phase 1 or Phase-to-Phase 2). An external signal (LD_MC, LD_PPC1, 
LD_PPC2) comin9 from the uc will load the counter with the value placed on the 
register. Not1ce that the uc is responsible to load the counters at the 
correct times. 
The main trig9er signal (i.e., the AC zero crossing) is deglitched first 
before going 1nto the trigger input of the main circuit. Deglitching is 
required since noise on the AC signal creates additional transitions on the 
TRIG signal (in particular when using the External Trigger of the SCR Box) and 
is implemented in the following way: 
- In the initial state, a positive edge on TRIG will pass directly to the 
internal trigger circuit. 
- This same edge enables the Inhibit Tri9ger FF. Any subsequent edges on TRIG 
will not be seen in INT_TRIG. A combinat1on of the Counter enabled signals (EN_MC, EN_PPC1, EN_PPC2) can disable the signal that activates the FF. This 
combination follows from a timing diagrams that shows that if the enable 
signals are in that particular state, no trigger inhibit is required. 
- The Inhibit Trigger FF is reset to it's normal state under anu of the 
following conditions: 
1. The enable signals are in the inactive state, triggering is 
inhibited and a positive edge in TRIG is detected. 
This just means that the Timming process is inactive but triggering 
is inhibited, therefore the tri9ger process 
cannot start. This 1s not a normal operating state, but occurs 
when powering up the SCR Box. 
2. A positive edge on EN_PPC2 is detected (i.e., PPC2 returns to it's 
inactive state). 
once a positive ed9e on INT_TRIG is detected, the trigger process stars and 
follows the follow1ng steps: 
1. The EN_MC FF is reset (set to zero). This enables the Master counter (MC). 
2. when MC is done, generates a signal that sets the EN_MC FF. This therefore 
disables the counting process on MC. At the same time a positive edge happens 
Page 1 
README. txt 
on EN_MC which resets the EN_PPC1 FF. 
3. EN_PPC1 being low enables PPC1. 
4. PPC1 is done and sets the EN_PPC1 FF and sets the EN_PPC2 FF. 
5. EN_PPC2 being low enables PPC2. 
6. PPC2 is done and sets the EN_PPC2 FF. 
Notice that under normal 3 phase operation two counters can be active at the 
same time since INT_TRIG occurs asynchronously. 
The design also implements the SCR trigger pulses. when EN_MC goes HIGH and 
while EN_PPC1 stays low the gating pulses coming from the uc are transfered 
directly to the SCR A gate drive and similarly for the other SCRs, except that 
SCR C requires EN_PPC2 HIGH and EN_PPC1 HIGH. 
The gating pulses are such that whenever the counter is done, the SCR will 
automatically fire and then, when the uc is able to respond to the event, 
pulsing will occur. 
Notice that the pulse trains for SCR firing generated by the circuit do not 
overlap. 
*************************************** 
* 
* counter_12 and counter_13 schematics 
* 
*************************************** 
Both schematics implement the same circuit in 12 and 13 bits respectively. 13 
bits are required since the calibration Delay is added to the Master Delay and 
this is the value loaded into the Master counter. 
The counters are simply Presetable down counters with enable and an auto reset (all ones) when the count goes to all zeros. A counter done signal is the 
output of the counter. The autoreset feature uses an extra FF to extend and 
synchronize the reset pulse. This was required to avoid violating timing 
constraints of the CPLD. 
The counters use custom T type FFs. 
*************************** 
* 
* FlipFlop schematic: 
* 
*************************** 
The FF can be asynch. cleared and asynch. loaded. Asynch. loading is 
implemented by the MUX. otherwise it operates as aT FF. The FF contains 
logic that allows cascading of FFs to implement a down counter. Basically the 
output will be HIGH if the FF is LOW and the cascading input is HIGH. 
****************************************************************************** 
************** 
NOTE: The _operation of the CPLD is dependent on the actual implementation of 
the Microcontroller 
interrupt handling and Gating pulse generation. 
see swOOOO for the uc implementation 
****************************************************************************** 
************** 
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SCR Box Enclosure Revised: Thursday, September 4, 2003 
University of Illinois at Urbana-Champaign 
1406 W. Green St. 
Urbana, IL 61801 
Bill Of Materials September 30,2003 3:21:41 pm 
Item Quantity Description Mfg MfgPN Cost Ea Ext Cost 
1 1 Enclosure, customized Hammond 1458E5* $ 58.61 $ 58.61 
2 1 Power Inlet, IEC320 Qualtek 719W-00/04 (689-3524) $ 1.87 $ 1.87 
3 1 Fuse, 5x20mm, 250mA Bussmann GDB 250MA $ 1.43 $ 1.43; 
4 1 Power Switch, Rocker Carling RA911-VB-B-1-V (683-0114) $ 0.95 $ 0.95 
5 4 Binding post, blue EF Johnson 111-011 0-00 $ 0.40 $ 1.60 
6 4 Binding post, orange EF Johnson 111-0106-00 $ 1.99 $ 7.96 
7 6 Toggle switch, SPDT Alcoswitch MTA-106D $ 2.35 $ 14.10 
8 1 LED, green Agilent HLMP3507 $ 0.23 $ 0.23 
9 1 Snap mount for T-1-3/4 LED Agilent HLMP0103 $ 0.15 $ 0.15 
10 1 Optical encoder with detents Grayhill 62A11-01-050S (GH3048-ND) $ 33.88 $ 33.88 
11 1 Knob for 1/4" shaft Alcoswitch PKG-50B-1/4 $ 0.92 $ 0.92 
12 1 BNC, panel mount Am phenol 31-221 $ 0.98 $ 0.98 
13 1 Heat sink, custom drilled Wakefield 403K* (58F505) $ 12.28 $ 12.28 
14 6 0-rings for 1/4" stud, Buna-N -008 McMaster-Carr 9452K16 $ 0.02 $ 0.14 
15 6 Thermal pad, D0-5 Wakefield 175-6-51 OP (46F7886) $ 0.50 $ 3.00 
16 3 SCR, 1 ORIA40 International Rectifier 1 ORIA40 (09F5025) $ 11.00 $ 33.00 
17 4 Mounting feet Smith 2192 $ 0.15 $ 0.60 
18 12 6-32 x 1/4 '-' pan head screw $ 0.15 $ 1.80 
19 2 6-32 Nuts $ 0.10 $ 0.20 
20 4 8-32 x 3/8" pan head screw $ 0.10 $ 0.40 
21 2 4-40 x 1/2" flat head screw $ 0.10 $ 0.20 
22 2 4-40 Nuts with integral lock washers $ 0.10 $ 0.20 
23 1 PB0009 Rev A Advanced Circuits '-Custom 
------
$ 33.00 $ 33.00 
Item Quantity Description Mfg Mfg PN Cost Ea Ext Cost 
24 1 PB0010 Rev B Advanced Circuits Custom $ 33.00 $ 33.00 
Total $ 240.50 
SCR Box Display Board Revised: Thursday, June 26, 2003 
SK0009 Revision: 1 
University of Illinois at Urbana-Champaign 
1406 W. Green St. 
Urbana, IL 61801 
Bill Of Materials June 26,2003 8:35:06 
Item Quantity Reference Part Mfg MfgPN Cost Ea Ext Cost 
1 1 C1 0.1u Kemet C322C1 04K5R5CA $ 0.15 $ 0.15 
2 1 C2 10u Panasonic ECA-1HM100 $ 0.20 $ 0.20 
3 1 J1 MTA100-6 AMP 640456-6 (571-6404566) $ 0.15 $ 0.15 
4 1 R1 56k $ 0.00 $ 0.00 
5 1 U1 MAX7219 Maxim MAX7219CNG (34C4018) $ 10.81 $ 10.81 
6 2 U2,U3 LED 7S 4 Lumex LDQ-N516RI (67-1450-ND) $ 7.40 $ 14.80 
7 1 U1 socket 24-PIN NARROW IC SOCKET MILL-MAX 110-13-324-41-001 (575-113324) $ 1.06 $ 1.06 
Total $ 27.17 
SCR Box Control Board Revised: Thursday, September 25, 2003 
SK0010 Revision: 3 
University of Illinois at Urbana-Champaign 
1406 W. Green St. 
Urbana, IL 61801 
Bill Of Materials September 30,2003 9:53:28 
Item Quantity Reference Part Mfg MfgPN Cost Ea Ext Cost 
1 1 C?? 2.2uF Kemet C330C225M5U5CA (24C0241) $ 0.70 $ 0.70 
2 26 C1,C2,C3,C6,C7,C8,C11, 0.1uF Kemet C322C 1 04K5R5CA $ 0.15 $ 3.90 I 
C12,C14,C15,C16,C19,C21, 
C23,C24,C25,C27,C28,C29, 
C30,C32,C33,C34,C35,C37, 
C39 
3 1 C4 Do Not Stuff $ - $ -
4 1 C5 470uF Panasonic ECA-1JM471 (P5196-ND) $ 1.22 $ 1.22 
5 3 C9,C1 O,C~8 100uF Panasonic ECA-1HM101 (P5182-ND) $ 0.29 $ 0.87 
6 1 C13 4.7uF Sprague 199D4 75X0035CA 1 $ 0.26 $ 0.26 
7 2 C18,C17 10pF BC Components K100J15COGF5TL2 (BC1001CT-ND) $ 0.11 $ 0.22 
8 1 C20 68pF BC Components K681J15COGF5TL2 (BC1023CT-ND) $ 0.16 $ 0.16 
9 1 C22 100pF BC Components K101J15COGF5TL2 (BC1013CT-ND) $ 0.11 $ 0.11 
10 1 C26 250pF BC Components K221J15COGF5TL2 (BC1017CT-ND) $ 0.12 $ 0.12 
11 1 C31 10uF Panasonic ECA-1HM100 (P5178-ND) $ 0.20 $ 0.20 
12 1 C36 0.01uF Vishay Sprague 1 C20Z5U 1 03M050B $ 0.10 $ 0.10 
13 1 C40 0.1uF 200V Kemet C330C104K2R5CA (95F4961) $ 0.96 $ 0.96 
14 1 C41 Do Not Stuff Kemet $ - $ -
15 6 D1,D2,D3,D9,D10,D11 1N4148 IR 1N4148 $ 0.10 $ 0.60 
16 4 D4,D5,D12,D13 1N4002 ON 1N4002 $ 0.15 $ 0.60 
17 3 D6,D7,D8 1N4744A ON 1N4744A $ 0.18 $ 0.54 
18 2 D17,D14 1N5819 $ 0.38 $ 0.76 
19 1 D15 1N4004 ON 1N4004 $ 0.10 $ 0.10 
Item Quantity Reference Part Mfg MfgPN Cost Ea Ext Cost 
20 . 1 016 1N4744 $ 0.18 $ 0.18 
21 1 018 1N4733 $ 0.15 $ 0.15 
22 1 1801 HCPL2611 Agilent HCPL-2611 (06F5452) $ 1.36 $ 1.36 
23 2 JP2,JP1 JUMPER2 FCI 54102-808-02 (22C2546) $ 0.13 $ 0.26 
24 1 J1 MTA156-3 AMP 640445-3 (571-6404453) $ 0.10 $ 0.10 
25 9 J2,J3,J4,J6,J11,J12,J13, MTA100-2 AMP 640456-2 (571-6404562) $ 0.08 $ 0.72 
J14,J15 $ -
26 1 J5 JUMPER3 Molex 22-28-4030 (WM6403-NO) $ 0.32 $ 0.32 
27 2 J8,J7 MTA100-3 AMP 640456-3 ( 571-6404563) $ 0.11 $ 0.22 
28 1 J9 RIBBON10 3M 3793-6002 $ 1.21 $ 1.21 
29 1 J10 MTA156-2 AMP 640445-2 (571-6404452) $ 0.10 $ 0.10 
30 1 J16 MTA100-6 AMP 640456-6 (571-6404566) $ 0.15 $ 0.15 
31 1 L1 22mH C&O Technologies 22R226 (9888554) $ 0.86 $ 0.86 
32 1 MOV1 V130LA10A lntersil V130LA10A $ 0.23 $ 0.23 
33 4 Q1,Q2,Q3,Q4 2N7000 Fairchild 2N7000 (2N7000FS-NO) $ 0.29 $ 1.16 : 
34 1 Q5 TIP47 ON Semi TIP47 (08F8952) $ 0.69 $ 0.69 
35 1 R?? 560 $ 0.00 $ 0.00 
36 10 R1 ,R2,R3,R26,R27,R28,R30, 1k00 $ 0.00 $ 0.01 
R39,R43,R44 
37 8 R4,R5,R6,R14,R15,R16,R22, 10 $ 0.00 $ 0.01 
R23 
38 1 R7 Zerohm $ 0.00 $ 0.00 
39 3 R8,R9,R10 100 1W X icon 29SJ901-100 $ 0.48 $ 1.44 
40 4 R11 ,R12,R13,R19 330 $ 0.00 $ 0.00 
41 3 R17,R25,R29 22k1 $ 0.00 $ 0.00 
42 1 R18 221k $ 0.00 $ 0.00 
43 1 R20 33k2 $ 0.00 $ 0.00 
44 4 R21 ,R34,R35,R37 10k0 $ 0.00 $ 0.00 
45 2 R24,R41 1MOO $ 0.00 $ 0.00 
46 2 R33,R31 10Kx9 Bourns 4310R-101-103 (4310R-1-103-NO) $ 0.65 $ 1.30 
47 1 R32 27k3 $ 0.00 $ 0.00 
48 1 R36 1k50 $ 0.00 $ 0.00 
49 3 R38,R40,R42 100 $ 0.00 $ 0.00 
50 1 R45 47k5 1/2W X icon $ 0.15 $ 0.15 
Item Quantity Reference Part Mfg Mfg PN Cost Ea Ext Cost 
51 1 R46 47k5 $ 0.00 $ 0.00 
52 1 R47 4k75 $ 0.00 $ 0.00 
53 1 SW1 SW DIP-12 Grayhill 76SB12 (GH1202-ND) $ 1.62 $ 1.62 
54 44 TP1 ,TP2,TP3,TP4,TP5,TP6, TPOINTA Keystone 501x (52F7287-91) for different colors $ 0.17 $ 7.63 
TP7,TP8,TP9,TP10,TP11 , 
TP12,TP13,TP14,TP15,TP16, 
TP17,TP18,TP19,TP20,TP21 , 
TP22,TP23,TP24,TP25,TP26, 
TP27,TP28,TP29,TP30,TP31, 
TP32,TP33,TP34,TP35,TP36, 
TP37,TP38,TP39,TP40,TP41, 
TP42,TP43, TP44 
55 1 T1 SW "Side-Winder'' Stancor SW-524 (44F2126) $ 9.19 $ 9.19 
56 3 T2,T3,T4 SD250-1 Coil craft SD250-1 $ 6.35 $ 19.05 
57 1 U1 LM7812CfT0220 ON MC7812CT $ 0.58 $ 0.58 
58 1 U2 LM7805CfT0220 ON MC7805CT $ 0.28 $ 0.28 
59 1 U3 PIC16F72 Microchip PIC16F72-I/SP-ND $ 3.45 $ 3.45 
60 1 U4 74HC4046B Tl CD74HC4046AE (296-9208-5-ND) $ 0.50 $ 0.50 
61 1 us LM311 National LM311N $ 0.31 $ 0.31 
62 1 U6 74HC14 $ 0.47 $ 0.47 
63 1 U7 74HC4040 Tl SN74HC4040N (296-8324-5-ND) $ 0.48 $ 0.48 
64 1 us 74HC589 Fairchild MM74HC589N (512-MM74HC589N) $ 0.92 $ 0.92 
65 1 U9 XC9572 PC44 Xilinx 
I 
XC9572-15PC44C (122-1171-ND) $ 5.53 $ 5.53 
66 1 U10 \ LM385-2.5fT092 ON Semi LM385-2.5 (06F9438) $ 0.55 $ 0.55 
67 1 U11 MCP3202 Microchip MCP3202-CI/P-ND $ 3.15 $ 3.15 
68 1 U12 74HC165 Fairchild MM74HC165N (512-MM74HC165N) $ 0.47 $ 0.47 
69 1 U13 LM311 National LM311N $ 0.31 $ 0.31 
70 1 Y1 16MHz ECS ECS-160-20-4 (X176-ND) $ 0.40 $ 0.40 
or ECS-160-20-1 (520-HCA1600-20) 
Total $ 76.96 
Cost of One Box 
System Level Components $240.50 
PB0009 Components $ 27.17 
PB001 0 Components $ 76.96 
Total $344.63 
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1. Introduction 
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This project provides advanced Power MOSFET systems capable of being used in a plurality of 
projects. Robert S. Balog was the project manager as well as performed all of the mechanical and 
electrical design. Jonathan Kimball provided helpful insight as well as a design review forum. 
Professor Philip T. Krein provided overall guidance. Construction assistance was provided by 
Andrew Niemerg (BSEE '02), Brian Raczkowski (BSEE '03), and Nathan Brown (BSEE '04), the 
ECE Electronics Shop and the ECE Machine Shop. 
1.1 Scope 
The primary end use of the FET boxes is for ECE469 use. Therefore, it must be rugged and 
reliable in an undergraduate lab setting. It must also be easy to debug and repair. 
In addition, it is desirable to provide advanced performance sufficient for use in a research setting. 
The box contains two electrically independent and isolated pairs of Power MOSFETs and Power 
Diodes and the control logic to internally generate three switching modes based on PWM control. 
1.2 Definitions 
BOM: Bill of Material. The parts list that contains part numbers and reference designators. 
Control Mode: The two electrically independent FET devices can be made to switch in one of 
three modes- 1) identically, 2) complementary with dead time, 3) alternately. 
Master I Slave: Two or more FET boxes can be connected such that one acts as the master clock 
and the rest act as slaves. In this manner bridge topologies can be achieved. 
Switching function: The signal that governs the frequency and duty ratio of switching. The FET 
boxes have an internal PWM generator, or they can be supplied with an external switching 
function. 
1.3 References 
Schematics: 
PCB Layout: 
Drawings: 
SK0003 Rev4 
.PB0003 Rev C 
PJ0008 Rev A 
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2.· Specification 
POWER SUPPLY: 
FET Control Box Redesign 2002 
Issue 001 0000003 
1. Grounded AC line cord with universal IEC style (computer) receptacle with integrate fuse 
and an ac power switch. 
2. External DC input power jack 0.100" barrel jack. 
3. OFF-line isolated switching power supply using a flyback design and galvanically isolated 
step-down transformer. 
4. Power ON indicator (LED) on secondary of flyback converter. 
5. 180 kHz switching frequency. 
6. Pot core flyback inductor to limit EMI 
7. Three flyback secondary circuits: two FET gate drive circuits and a control circuit. 
8. Each gate drive supply is electrically isolated. 
9. Control circuit referenced to earth ground for safety. 
POWER SEMICONDUCTORS: 
• Power diode (MUR3040PT) and FET (IRFP360) with lossy snubber designed for 200V, 1 OA. 
POWER SEMICONDUCTOR CONNECTIONS: 
• Multi-hookup binding posts with 0. 750" center layout. 
CONTROL INPUTS: (BNC jacks) 
• D input for direct modulation of q(t). Example: PWM generation. 
• q(t) w/ switch (DPDT): 
int: ouput q(t) to BNC as master control 
ext: input q(t) from BNC as slave control 
• Switch to select mode for FET 2 (DPTT): 
1. q(t) 
2. invert q(t) with dead time (internal adjustment via multi-tum pot) 
3. Alternate FET 1 and FET 2 for push-pull 
• ESD protection: series resistance and zener clamp. 
CONTROLS: 
• Duty Ratio: 
• Multi-tum precision POT 
• 5% to 95% range. 
• Frequency: 
• Single tum POT with indicator. 
• 1 kHz to 300 kHz in two ranges 
FET Control Box Redesign 2002 
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CONSTRUCTION: 
• PCB based design 
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• Front panel mounted controls and connections 
• Rear panel ac line cord, de aux input, fuse, power switch. 
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3. User Interface 
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The user interfaces for the FET Control Box resides on the front and rear panels. The rear panel 
contains the ac and de supply connections and power switch. The front panel contains the 
uncommitted FET and Diode connections and controls and inputs for the switching function. 
3.1 Back Panel 
The back panel contains the AC input and fuse, the DC input, and the power switch. The FET 
Control Box accepts 120V AC via a standard IEC style line cord. The AC inlet has an integral fuse 
and spare fuse holder. The power switch turns off the AC power. Alternatively, a 12 VDC source 
can be used. Polarity is+ 12 on the "tip" and ground reference common on the "ring." The power 
switch has no effect when using the DC input. 
Figure 1: Rear Panel 
3.2 Front Panel 
The front panel contains the frequency and duty ratio controls for the FET Control Box, external 
control input and outputs, the source and drain terminals for each of the FETs, and the anode and 
cathode terminals for each of the auxiliary diodes. The two FETs and two auxiliary diodes are 
completely isolated for configuration in a wide variety of topologies. There is a switch for 
selecting the switching functions for the two FETs. Another switch selects between the internally 
generated switching function and an externally supplied switching function. For internal switching 
function operation, "int," the Frequency and Duty Ratio knob set their respective parameters and 
the q(t) BNC jack operates as an output. A second BNC, D, allows the user to override the Duty 
Ratio control knob with an external signal. For externally generated switching function, "ext," the 
q(t) BNC is the input for a TTL compatible signal. The green LED indicates that the internal 
power supply of the FET Control Box is operating. 
Figure 2: Front Panel 
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4. Theory of Operation 
4.1 Power Supply 
0000003 
The FET box is designed to be powered primarily from a 120 V ac earth grounded main connection. 
A fuse and power switch are located on the rear panel and act to prevent high voltage from 
reaching the PCB. The input front end of the power supply is shown on page 1 "Input Rectifier" of 
the schematic. 
A step-down transformer (Tl) with center-tapped secondary is used to achieve galvanic isolation. 
A MOV (MOVl) across the primary and necked down traces on the PCB offer protection and 
clamping in the case of a line voltage transient. 
The secondary circuit of the transformer is earth grounded thru a ferrite bead. The ferrite bead (Ll) 
is necessary to prevent common mode noise coupled to the chassis ground via the FETs and 
grounded heatsinks from coupling into the control circuit. A half-bridge rectifier (D2,D3) and 
capacitors (Cl,C2,C40) provide a de bus voltage. A linear regulator (Ul3) provides tightly 
regulated 12V for the power supply PWM ic. 
Page 2 of the schematic "Isolated Flyback Power Supply" contains the control and power stages for 
the flyback converter. The PWM ic (U2) operates in open loop mode with frequency set by Cl2 
and R4 and duty ratio set by trim pot Rl9. A gate driver ic (U3) provide low impedance current 
drive for the flyback FET (Ql). The snubber circuit is not entirely necessary as the ratings of the 
FET are more than adequate to maintain a safe operating area (SOA). 
The flyback inductor (T2) is wound on a P3622 bobbin and a P36/22 pot core with one gapped and 
one ungapped 3B7 ferrite piece. Two secondary circuits provide the isolated 12V nominal voltage 
for the gate drive of each power FET. The actual voltage is set to about 14V with no power FET 
current and drops to about 12V with high switching frequency or large drain currents on the power 
FET devices. A linear regulator provides 5V from the unregulated 7V winding for the logic ics. 
4.2 Internal Generation of Switching Function 
Another PWM ic (U4) operates open loop to generate a primary PWM signal used to derive the 
switching function for each of the power FETs as shown on page 3 "FET Drive PWM Circuit" of 
the schematic. The front panel mounted "Duty Ratio" control (R8) adjusts the duty ratio while 
pront panel mounted "Frequency" control (Rll) adjusts the oscillator frequency. The duty ratio 
control is trimmed at high and low end to minimize dead-travel by R 7 and Rl 0. The frequency 
range selector switch (S2) switches a second capacitor (C20) in parallel with the primary timing 
capacitor (C19). 
The dual outputs of the PWM ic open collector and wire-or'ed together with a pull-up resistor. The 
PWM signal is buffered by Ul4 before the front panel mounted BNC (J4). A series resistor (R28) 
provides current limiting in the event of a short circuit on the BNC or elsewhere external to the 
control box. 
The PWM ic can be synchronized externally by providing a TTL compatible signal on the q(t) 
BNC (J4) and selecting "ext" on the front panel mounted switch (S 1 ). An external duty ratio can 
be programmed via the "D" front panel mounted BNC (J3) connector. The external signal is setup 
with an inverting function so that a higher signal at "D" will drive a lower duty ratio. This enable 
easy feedback connection without an external inverting op-amp. 
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4.3 Dead-Time and switching function control logic 
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The switching function for each power FET is derived by the logic circuit on page 4 "Deadtime 
Circuit w/ Second FET Logic" in the schematic. The front panel mounted switch (S3) selects the 
switching function for each of the power FETs. Dead time is generated for the "complement with 
deadtime" configuration by R12 and C23. Nominal deadtime is set for 150nS. It is critical that the 
correct family of logic be used (U6) because of the different threshold voltage levels inherent 
between TTL and CMOS. Use only the logic families called out on the BOM. 
The isolated gate drive is provided by the circuit on page 5 of the schematic. Speed-up capacitors 
C32 and C33 help increase the switching speeds of Q2 and Q4. U8 and Ul 0 prvide optical 
isolation. Low impedance gate drive is provided from each isoltaled gate drive voltage buss by U9 
and Ull. 
4.4 Power Output Stage 
The main power devices (Ml, M2, D13,D14,D15,Dl6) are mounted on heatsinks using electrically 
isolating material. Speed-up capacitors C52, C53 help with commutation. Gate-source resistors 
R26,R27 help to prevent dv/dt turn on via the miller capacitance. Due to the wide operating range 
of the FET control box, the snubber is not optimized but instead designed to protect the FET under 
worste case conditions to maintain operation within the SOA. 
FET Control Box Redesign 2002 
Page 9 of 33 
Status : Issued 
Printed 9/17/2004: 4:24:02 PM 
Design Document 
FET Control Box Redesign 2002 
Issue 001 
5. Assembly Instructions 
5.1 Rear panel wire harness make-ready 
0000003 
NOTE: Observe pin numbers on MTA connectors begin with #1 on right and increase to the left. All 
assemblies use stranded wire. 
5.1.1 AC Power Wire Harness Assembly make-ready 
Terminal 
Neutral 
EarthGND 
Hot 
Wire 
6.75" white #18 AWG for Neutral 
7" green #18 AWG for GND 
8.25" black #18 AWG for Hot 
MTA 156 (3 pos) 
#1 
#2 
#3 
Over the wire harness, add 4" of0.25" dia. clear heat shrink tubing centered between the ends. Crimp 90° 
fast-on "flag" connectors on other ends of the harness. Use a vise to crimp. 
One (1) 4" black #18 AWG wire with 90° fast-on "flag" connectors on both ends. 
5.1.2 DC Power wire harness assembly make-ready 
Barrel connector Terminal Wire MTA 156 (3 pos) 
Ring(GND) 
Tip (POWER) 
3.75" white #18 AWG 
3.75" black #18 AWG 
#1 
#2 
5.2 Front Panel Wire Harness make-ready 
NOTE: Observe pin numbers on MTA connectors begin with #1 on right and increase to the left. All 
assemblies use stranded wire. First solder wires to terminals, and then cut all wires to same length and 
crimp into connector. Twist all wires within a harness together. 
5.2.1 Freq switch assembly (SPOT switch) 
Terminal 
On 
Center 
On 
Wire 
5" orange #24 AWG 
5" purple #24 A WG 
No Connect 
5.2.2 M/S switch (SPOT switch) 
Terminal 
On 
Center 
On 
Wire 
4'~ yellow #24 A WG 
4" purple #24 A WG 
4" orange #24 AWG 
FET Control Box Redesign 2002 
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Mode switch has three rows of four terminals. ~ one color per row, three colors. 
Terminal Wire Flying leads 
Bottom row 2" yellow #24 tinned 
Middle row 2.5" purple #24 tinned 
Top row 3" orange #24 tinned 
5.2.4 Duty ratio POT (Multi-turn pot) 
Terminal Wire MTA 100 (3 pos) 
#1 
#2 wiper (center) 
#3 
6" yellow #24 A WG 
6" purple #24 A WG 
6" orange #24 AWG 
5.2.5 Frequency POT (Single-turn pot) 
#1 
#2 
#3 
Terminal Wire MTA 100 (2 pos) 
#1 No Connect 
#2 wiper (center) 
#3 
4" purple #24 A WG 
4" orange #24 AWG 
5.2.6 BNC jacks (Qnt=2) 
Terminal 
Center 
Ring 
Wire 
2" red #24 A WG 
2" black #24 A WG 
Tin ends of wires and twist together. 
5.2. 7 Green LED 
Terminal 
Anode (longer lead) 
Cathode (shorter lead) 
Wire 
6" #24 A WG red wire 
6" #24 A WG black wire 
No Connect 
#2 
#1 
MTA 100 (2 pos) 
#1 
#2 
DD00003 
Cut LED leads to approx 0.75" keeping the anode longer. Solder wires to LED, staggering solder 
joint. Slide 1" of 3/32" clear heat shrink each wire all the way to the LED body. Shrink with 
heatgun. Slide 1" of 3/16" clear heat shrink around both leads and shrink with heatgun. 
5.3 Back Panel Assembly 
NOTE: Use tools called out in instructions. Do-not use adjustable wrenches as they slip and may 
mar the finish. Use only parts called out in the BOM- no substitutions. 
1. Wipe all metal surfaces with rag and Windex to remove any grease or residue before assembly. 
2. Insert AC switch by pressing firmly into panel as shown in Figure 3. 
3. Insert AC inlet. Secure with two (2) 6-32 x %"flat head Phillips head screw with 6-32 backing 
nuts as shown in Figure 3 and Figure 4. Tighten with appropriate size screwdriver and 5/16" 
wrench to hold nut. (slot heads ok if Phillips not available) 
4. Install one (1) 250mA fuse into fuse holder a~d one (1) into spare holder. 
FET Control Box Redesign 2002 
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5. Insert DC coaxial barrel jack with a backing nut and a front nut. Adjust so jack sits flush on 
panel as shown in Figure 3. Use Y4" washer as a spacer on inside panel if needed as shown in 
Figure 4. Tighten using a%" wrench. 
Figure 3: Back Panel Assembly - outside 
Figure 4: Back Panel Assembly- inside 
5.4 Front Panel Assembly 
NOTE: All devices mount flush to front of panel. Adjust rear nut to achieve proper mounting 
depth. When given the choice, use the thinner nuts on the output of the panel and the thicker ones 
for the inside (hidden). 
1. Wipe all metal surfaces with rag and Windex to remove any grease or residue before assembly. 
2. Install binding posts in correct color order. Tighten nut with %" wrench. 
3. Install BNC jacks with solder washer, star washer, then nut on inside of panel. Tighten with a 
7 /16" wrench. 
FET ~~ntrol Box Redesign 2002 
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4. Install MIS and freq selector switches. Be sure to orient in straight up/down manner. Use a front 
nut and back nut with star washer and round washer to flush mount the switch to the front of the 
panel. Star washer goes against panel, then round washer followed by nut. Reverse the locator 
notch on the round washer since no hole exists for it. Frequency selector switch (S2) mounts with 
yellow wire up. MIS switch (S 1) mounts with orange wire up. Tighten using %" wrench and 
channel lock pliers to hold switch body in vertical orientation. 
5. Install pots. Use a front nut and back nut with star washer to flush mount the shaft threads to the 
front of the panel. Tighten using Yl" wrench. 
6. Turn the pot shafts fully CCW. Install knobs for pots with screws at 10 o'clock and 2 o'clock. 
Tighten with 0.050" allen wrench. Freq knob indicator should point to 7 o'clock when fully 
CCW and 5 o'clock when fully clockwise. Duty ratio knob is without indicator line. 
7. Place retaining ring over LED and push past LED. Insert LED holder from the front of panel. 
Push LED into holder from rear of panel. Push holder and LED to front, compressing ear-tabs so 
that the retainer ring can slide on. Hold retainer from back and push LED holder from front until 
flush with panel and assembly is tight. 
Figure 5: Front Panel Assembly - inside 
5.5 Bottom Assembly 
1. Wipe all metal surfaces with rag and Windex to remove any grease or residue before assembly. 
2. Attach rubber feet ( 4) with 6-32 x ~" Phillips pan head screws to the 6-32 x 3/8" stand-offs on 
the inside of box. Do not over tighten. ... 
3. Attach the fifth 6-32 x 3/8" stand-off to the bottom enclosure with a 6-32 x ~"Phillips pan head 
screw. Use a ~" hex nut driver to hold the standoff ~hile tightening. 
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Page 13 of 33 
Status: Issued 
Printed 9/17/2004: 4:24:02 PM 
Design Document 
5.6 PCB Make-Ready 
5.6.1 U13 heat-sink 
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Wipe all metal surfaces with rag and Windex to remove any grease or residue before assembly. 
Attached heat-sink to U13 with 6-32x'i4" Phillips pan head screw and 6-32 using a 5/16" socket 
driver. 
5.6.2 Heatsink ground wire 
8.00" green #18 AWG for M1 heatsink 
10.00" green#18 AWG forM2 heatsink 
Strip and tin one end using solder pot, crimp #8 ring terminal to other. 
5.6.3 L2, L3 snubber inductor 
3.00" #14 AWG magnetic wire 
Cut magnetic wire to length. Remove 0.25" of varnish from both ends of wire. Pass wire through 
ferrite bead and align at mid-point. Bend each wire under ferrite bead as shown in Figure 6. Tin 
ends of wire using a solder pot to ensure uniform · 
Figure 6: 1 turn ferrite bead for snubber inductor 
5.6.4 L 1 inductor 
Put 11 turns of#16 AWG magnetic wire on a L1 ferrite inductor. Strip insulation Yl" from end and 
tin using solder pot. 
FET Control Box Redesign 2002 
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The flyback inductor consists of a total of four ( 4) electrically isolated windings placed on a pinned 
36/22 pot core bobbin as per Table 1. Pins are numbered consistent with DIP package. All 
windings MUST be wound in counter-clockwise as viewed from above starting with the dot-
winding as in Figure 8. 
1. Wind Isolated-A and Isolated-B simultaneously by using two spools of wire. 
2. Use yellow polyester tape to separate the two windings. 
3. Solder to pins. 
4. Wind Control winding. 
5. Tape using yellow polyester tape. 
6. Solder to pins. 
7. Wind primary coil. 
8. Tape using yellow polyester tape. 
9~ Solder to pins. 
10. Test for continuity of each coil and for shorts between coils. 
Table 1: Fly back inductor windings 
Winding Order Wire #of turns Nominal Inductance Pins on bobbin (dot-
1) Isolated-A #24 A WG magnetic 38 
wire 
1) Isolated-B #24 A WG magnetic 38 
wire 
2) Control #24 A WG magnetic 29 
wire 
3) Primary #24 A WG magnetic 50 
wire 
FET .g.?ntrol Box Redesign 2002 
Page 15 of 33 
577J.LH 
577J.1H 
336JlH 
1000J.LH 
ftrst 
2-5 
3-6 
9-10 
8-11 
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c 
Figure 8: Winding direction and taping (viewed from the top) 
5.6.6 Heat-sink with power diodes and FETs 
1. Wipe all metal surfaces with rag and Windex to remove any grease or residue before assembly. 
Pay particular attention to the flat back of the heatsink. 
2. Use the heatsink assembly fixture shown in Figure 9. Note that the left and right side heatsinks 
are mirror images. Only one heatsink can be assembled at a time. Orient the heatsink assembly 
fixture with the writing in the normal orientation (shown in Figure 9) 
FET Control Box Redesign 2002 
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Figure 9: Heatsink assembly fiXture 
3. Cut plastic shoulder washer to fit thickness of metal tab on D13, D14. 
4. Insert M1 face down in the slot labeled FET on the Left side. 
5. Insert D 13 and D 14 face down in the slot labeled Diode on the Left side. 
0000003 
6. Cover the tab ofM1, D13, and D14 with thermal isolation pads, aligning the hole in the pad with 
. the hole in the device. Do NOT use thermal grease. 
7. Slide the Left heatsink into the fixture with the end-side hole facing to the left. Use the alignment 
pins on the fixture to properly locate the heatsink. 
8. Flip the fixture and heatsink over. Attach M1, D13 and D14 to the heatsink using fasteners and 
shoulder washers specified in Table 2. Hand-tighten. 
Part 
M1,M2 
D13, D14, D15, D16 
Table 2: Heatsink assembly fasteners 
Fastener 
4-40xYl" Phillips pan head 
4-40x%" Phillips pan head 
Shoulder washer 
Un-modified 
Cut to size 
9. Remove the heats ink from the fixture. 
10. Verify no electrical shorts exist to heatsink: use a multi-meter in continuity mode to check for 
shorts between each pin of M 1, D 13, D 14 and the heats ink. If a short exists, remove the screw 
for that device, Repeat the assembly of that part using the fixture. Note the position of the 
thermal pad. Check again for shorts. 
11. Attach the ground wire to the heatsink as per Table 3 using a star washer and 6-32x%" Phillips 
pan head screw. " 
Heats ink 
Left 
Right 
Table 3: Heatsink ground wire 
Wire 
8.00" green #18 AWG for M1 heatsink 
1 0.00" green #18 A WG for M2 heatsink 
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12. Repeat assembly steps 3 through 11 for Right heats ink. 
13. Fully assembled heatsinks are shown in Figure 10 and Figure 11. 
Figure 10: Left side heatsink 
10" wire 
Figure 11: Right side heatsink 
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1. Insert IC sockets only (no chips). 
2. Insert and solder'IC sockets with a fme tip iron. 
3. Insert and solder 1J.IF and O.lJ.IF capacitors as in Figure 12. 
Figure 12: Sockets, lJ1F and O.lJ1F capacitors 
4. Insert and solder test points. 
5. Insert and solder 14W resistors. Bend leads at 0.400". 
6. Insert and solder Q2 and Q4. 
7. Insert and solder pot R7, R10. 
8. Insert and solder R19. 
9. DO NOT insert R1, R2, or C31. 
10. Insert remaining capacitors. 
11. R16, R18 bend leads at 0.700" 
12. Bend Dl-012, D18-D22 diodes at 0.400". 
13. Insert and solder MTA headers. 
14. 1 Wand 2W resistors placed as "hairpins" per Figure 13 and Figure 14. 
15. Insert a 0.300" jumper at location 171 near Ml. 
DD00003 
16. Insert the fuse into the fuse holders before inserting the holder into the PCB. This helps retain the 
fuse holder during soldering. 
17. Solder L2 and L3 onto PCB ensuring that the ferrite stands above the PCB for air circulation. 
18. Insert and solder Ll. 
19. Insert heatsink and U13 assembly into PCB. Solder heatsink pins BEFORE T0-220 pins. 
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Figure 13: Hairpin 2W resistors 
DD00003 
Figure 14: Orientation of Hairpin resistors 
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20. Secure the transformer (T1) to the PCB with the long 4-40 screws inserted from the bottom so 
that the nut is on the transformer and the head against the PCB. 
21. Assemble the flyback inductor (T2) as in Figure 15 with the ungapped (no marking) 36/22 pot 
core half on the bottom, then the pinned bobbin, followed by the gapped (with markings) core 
piece. Secure the flyback inductor (T2) with the nylon screw inserted from the bottom of the 
PCB and a nylon washer. Hand tighten with a 11/32" nut driver. Solder pins after tightening 
screw. 
Gapped peice ~ 
.(with writing) 
ITIJ un- gapped peice 
(no writing) 
Figure 15: Flyback transformer mounting to PCB 
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5.8 Final Assembly 
1. Ensure that PCB has been tested according to 6.1 Power supply and 6.2 PWM section 
2. Solder all wires from front panel assembly to PCB according to Table 4, Table 5, Figure 16, and 
Figure 17. 
NOTE: Wire to binding posts is 16 A WG. 
NOTE: For placement of panel wires to the PCB, assume a top view with writing right side 
up. 
NOTE: Left and Right cluster of binding posts NOT identical. 
Blue 
Black 
Red 
Black 
Table 4: Front Panel BNC connection 
BNC terminal 
Center 
Ring 
Wire 
Red 
Black 
PCB pad 
Top 
Bottom 
Table 5: Front panel binding post connection 
Binding post 
Top right 
Bottom right 
Top left 
Bottom left 
PCB pad 
A 
K 
D 
s 
wire 
cut to 3 .25" strip Y4" ea. end Side, tin one end 
cut to 2.25" strip Y4" ea. end Side, tin one end 
cut to 3.25" strip Y4" ea. end Side, tin one end 
cut to 2.25" strip Y4" ea. end Side, tin one end 
Figure 16: Solder wires from PCB to binding posts 
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Figure 17: Inside of front panel fully assembled 
3. Use solder jig to hold pieces together as shown in Figure 18. NOTE: llG holds everything 
upside down. Position right heatsink subassemblies on left side with green wire pointing to back. 
As shown in Figure 19. Position left heatsink subassemblies on right side with green wire 
pointing to back as shown in Figure 20. 
Figure 18: Heatsink assembly fu:ture 
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Figure 19: Heatsink assembly fiXture - left side 
Figure 20: Heatsink assembly fiXture -right side 
4. Turn PCB upside down and aligned with power component pins. 
5. Lower the PCB to rest on the stand-off locator pins as in Figure 21 (NOTE: front panel not shown 
for illustration purposes). 
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6. Ensure that the PCB fully seated and resting on the stand-off pins for proper alignment. Solder 
the power devices to the PCB. Trim off leads. 
7. Inserted the green ground wires from the heatsinks HS 1 and HS2 from the bottom of the PCB and 
solder from the top. 
Figure 21: Heatsink assembly fiXture with PCB 
8. Turn a bottom enclosure piece upside down and place over PCB-heatsink assembly. 
9. Attach the heatsinks to the bottom enclosure with 4-40x%" ( 4) Phillips pan head screw. 
10. Remove assembly from fixture. 
11. Attached PCB to stand-offs using 6-32x3/16" (5) Phillips pan head screws. Hand tighten only. 
12. Attach front panel to bottom enclosure using 6-32 screws provided with enclosure. 
13. Attached rear panel to bottom enclosure using 6-32 screws provided with enclosure. 
14. Attach all wire harness from front and rear panel as shown in Figure 22. 
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Figure 22: Rear panel wire harness 
15. Attach top enclosure piece using 6-32 screws provided with enclosure. 
16. Test as per section 6.3. 
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6. FET Control Box Assembly Electrical Testing 
NOTE: All ICs initially removed from sockets. Always use the variac to ramp up the ac voltage -
never switch on 120V directly. 
6.1 Power supply {requires a test ac harness) 
1. With U2 and U3 removed from socket, connect 120V thru a variac to the PCB via J2 using test ac 
harness shown in Figure 23. Slowly increase AC voltage via variac to 120Vac. If at any point 
the input ac line current exceeds 125mA, turn off the power. Measure voltage at TP14 (Vrect) 
with respect to TP16 (ckt com). It should be 19V- 20 Vdc. 
Figure 23: Ac test harness 
2. Verify TP15 (VCC) is at 12Vdc ± 0.010 V with respect to TP16. 
3. Tum off AC power. Insert IC U2. 
4. Adjust R19 to approximately mid-point (10 turn pot, clockwise lowers voltage). 
5. Ramp up AC voltage. Verify that pin2 ofU3 is a square wave, has frequency of 180kHz± 
10kHz. Adjust R19 for an approximately 50% duty ratio (wiper voltage will be about 3V). 
6. Tum off AC power. Insert IC U3. 
7. Ramp up AC voltage. Measure voltages across D9 (TP9 to anode) and DlO (TPlO to anode). 
Adjust R19 such that these voltages are about 13.5Vdc ± 0.050 V. (fmal duty ratio -55%, record 
the actual value with the PCB serial number) 
8. Measure voltage atTP12. It should be 5Vdc ± 0.010 V. 
9. Verify that "Power" LED on the front panel turns on. 
10. Tum off AC power. 
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6.2 PWM section (requires a front panel) 
6.2.1 Procedure 
1. Insert U4. 
0000003 
2. Attach R8 (duty ratio), RII (frequency), and S2 (freq sel) from the front panel. Adjust pot R7 
and pot RIO to approximately the mid-point. Position S2 (freq sel) in the up or "high" position. 
3. Connect Oscilloscope to the lead ofR6 by the silk screen (toward front ofbox). Turn on AC 
power. Verify that the Duty Ratio and Freq knobs work for both freq ranges (high and low). 
4. Turn off AC power. 
S. Insert US, U6, U7, U8, U9, UIO, UII, UI4. OBSERVE ORIENTATION! 
6. Connect Oscilloscope probes (2) from TPI7 to the top pad ofMI and from TPI8 to the bottom 
pad of M2. Adjust freq and duty ratio control knobs to about mid-point. 
7. Put Mode switch into up position [ q,q]. Ensure that both pins have exactly the same signal. 
8. Put Mode switch into middle position [q,q']. Ensure that both pins have complementary signals. 
Verify dead-time between two signals (both stay low for time.) 
9. Put Mode switch into down position [Alt q, Alt q]. Ensure that both the signals alternate with half 
the frequency. 
I 0. Set the Mode switch in the ''up" position [ q,q], and the frequency select switch to "high" and the 
freq knob full CCW. Adjust the Duty ratio trim potentiometers as per Table 6. 
Table 6: Duty Ratio trim 
Position of Duty ratio knob Adjust 
cw 
ccw 
6.2.2 Trouble Shooting Guide 
Symptom 
Vgs ofMI, M2 not identical when I 
RIO to minimize dead travel 
R 7 to minimize dead travel 
Correction 
I Verify Q2 and Q4 part number and insertion orientation. 
-
--······- ---.... 1 ................ ___ ................ __ ............... __ ....... ....... _ _ _ ............... __ ............... ___ , .............. _ _ .............. ---.. -.......... _____ ........ . 
MODE is [ q,q] 
No signal on Vgs as either MI or M2 Check proper placement ofU8, U9 and UIO, UII for each FET respectively. 
Verify proper logic family is used for dead-time circuit US and 
No dead-time for one or both switching U6: . . . 
tr ·r h MODE. [ '] Excessive propagation delay through the opto-couplers will 
ansi IOns w en IS q,q .,. require a larger time-constant in the dead-time control 
___ ______ ------+--l_ogi£.:__ ____ ________ ___ - -·-·-------
Vgs ofMI, M2 not alternating when I 
MODE is [Alt q, Alt q] / Verify U7 part number and insertion orientation. 
FET Control Box Redesign 2002 
Page 28 of 33 
Status: Issued 
Printed 9/17/2004: 4:24:02 PM 
Design Document 
6.3 Final test 
6.3.1 Procedure 
FET Control Box Redesign 2002 
Issue 001 
1. Connect a buck converter shown in Figure 24 to each FET. 
20V 
DC 
Supply 
47J.1F 
Tantalum 
close to 
box 
D S 
IFET 
Control Box 
K 
A 
Figure 24: Buck converter test circuit 
DD00003 
2. Wire the tantalum capacitor or equivalent quality low ESR electrolytic as close to the banana 
posts as possible and to make the connection between the FET source terminal and the diode 
cathode terminal as short as possible. Observe polarity and voltage ratings of the tantalum 
capacitor. The positive lead is connected to the DRAIN banana jack. Twist the leads of the 
supply wires to minimize inductance. 
3. Use a 3.6Q, 38W or equivalent load resistor. Set the input voltage to 20V and current limit to 
4A. Set duty ratio to 50% and a frequency of approximately 30kHz. 
4. Connect an oscilloscope probe across the diode and another across the load resistor. Attach a 
clamp style current probe to the wire connecting the source banana jack to the inductor. Observe 
current polarity. 
5. Switch on power to the FET Control Box. Verify expected results shown in Table 7 and 
waveforms as shown in Figure 25. Verify that the diode voltage is in-phase with the q(t) signal 
and dips negative while q(t) is low. The output voltage is "ac" coupled and is in-phase with the 
inductor current. The inductor current is rising for positive diode voltage and falling for negative 
diode voltage. All traces are stable and do not jitter or jump. 
6. Increase the current limit to 6A. Sweep the frequency and duty ratio to verify operation. Check 
both "high" and "low" frequency ranges. 
Table 7: Typical operation of buck converter test circuit 
VIN 20V 
liN 1.2A-1.5A 
VoUT1 DC: 8.8V- 9.9V 
AC: 20mV- 50mV2 
Duty Ratio 47%-53% 
Frequency 28kHz- 32 kHz 
1Measured with a multi-meter at the load 
2 Actual ac component will vary depending on ESR of output capacitor 
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Tek Stop : S.OOMS/s 699 Acqs 
q(t) 
~1 ----~----~r~----~--~ 
,-i•-r~rT-rl-rl-'1 
I 
I 
~ : : : : : : : : ~ · 
r---- -- -~- ---- - - ----- - •-- ---- , ------ -,1------- T- --- -- r-- --- - - ~-- -- -- - ----- - 1 1~1 I : I : I I 1 
Diode 
Voltage 
r I I I I I I 
~ : : -J 
1- I I 
r -------:----- · --- -l---- -- -- r -------:-- -~-;--~ 
I 
I I 
-------:----- --,--------:-- ----~------
1 I I I 
I I 
I I 
I 
I I I 
I 
I 
I 
I 
I I 
I I I j 
______ ! ______ L _______ L_ ----------- -~ 
I I I I 1 
I I I I , 
I J 
: I 
2-+ ~- ~ -~- 7- ~ - ~ ~ :- -I- 7- ~ ~- ~ ~- :-
1 I I a---+-----.! 
Inductor 
current L 
(dashed) ~ 
L 
I I I 
I I 
I I 
I I 
I I 
-----~-------·-------~ -
I : ~," 
I ,. I ,.,. 
,.r 
Output ~ I 
Voltage ~------+-- -
I 
I 1-
~ I I I I ..J- I I I I ..J 
4 •t J- L -'- .L _i_ .J. -L ..J- L j_l.. -'- .J. -L J- L _._ .1. _,_j -L ..J_ L -•-i·_,_ J_L _._ L -'- J. -L J _L ..J_ L _,_ .L _L J- L _._ .L _i_ .J. -L J- Lj 
Ch1 5.00 V ltv Ch2 10 .0 V ltv M 10 .0tJS Ch1 I 2 .3 V 
Ch3 SO.OmV"\Bv Ch4 1.00 A ltv 
Figure 25: Buck Converter typical waveforms 
6.3.2 Trouble Shooting Guide 
Symp_tom I Correction 
0000003 
C1 Freq 
30.0567kHZ 
C1 +Duty 
49.0% 
C2 Mean 
9 .08 v 
C4 Mean 
2.661 A 
Duty Ratio control changes signal at q(t) 11 
but has no effect on output voltage. Ch k FET £ "bl h rt 
c- ~e8;~t;~~::.isapproximately l ec ... _:rp:ss! e:_: . _ 
I Converter is likely running in discontinuous current mode. The inductor makes a popping or Verify if the inductor current drops to zero for any portion 
hissing sound , of the switching period. If so, increase the switching 
FET Control Box Redesign 2002 
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7. Verification of Operation: "Calibration" 
DD00003 
1. Use a multi-meter with diode checking capability. Connect the positive lead of the meter to the 
Source "S" banana jack of the left FET and the negative lead of the meter to the Drain "D" 
banana jack and verify approximately 0.5V. Reverse the multi-meter leads and verify an "open" 
condition. If a short exists in either configuration, then the FET is likely short circuited. Replace 
the FET. 
2. Repeat for the right FET. 
3. Verify that the front panel "POWER" led lights when the power switch is turned on. If not, open 
the top cover and perform the steps in section 6.1. 
4. Connect a BNC cable from the q(t) jack to an oscilloscope. Set the Mode switch in the "up" 
position [ q,q], and the frequency select switch to "high" and the freq knob full CCW. Verify that 
the switching frequency is approximately 26kHz. Sweep the Duty Ratio control knob through the 
entire range of motion and observe the duty ratio of q(t). Verify that there is no appreciable 
"dead-travel". If a problem exists, open the top cover and perform the steps in section 6.2. 
5. Set the frequency range selection to "low" and the frequency control knob to CCW. Verify that 
the frequency is less than 1kHz. Turn the Duty Ratio Control knob to CCW and verify that 
minimum duty ratio is achieved. Turn the Duty Ratio Control knob to CW and verify that 
maximum duty ratio is achieved. 
6. Repeat for frequency range selection to "low" and the frequency control knob to CW. 
7. Repeat for frequency range selection to "high" and the frequency control knob to CCW. 
8. Repeat for frequency range selection to "high" and the_ frequency control knob to CCW. 
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8. PCB Bill of Materials 
Quantity Reference 
1 Cl 
11 C2,C6,C7,C9,C14,Cl6,C30,C35,C37,C39,C56 
3 C3,C4,C5 
27 C8,ClO,Cll,C15,Cl7,Cl8, C21,C22,C24,C26,C34, 
C36,C38,C40,C41 ,C42,C43,C44,C45,C46,C4 7 ,C48, 
C49 ,C50,C51 ,C54,C5 5 
1 
3 
3 
1 
1 
2 
2 
3 
1 
1 
7 
2 
2 
2 
1 
1 
1 
2 
1 
1 
2 
6 
1 
1 
2 
C12 
C13,C25,C27 
C19,C32,C33 
C20 
C23 
C29,C28 
C52,C53 
Dl,D2,D3 
D4 
D5 
D6,D7 ,D8,D 12,D 15,D 18,D22 
D9,D10 
D21,D20 
Fl,F2 
Jl 
J2 
Ll 
L2,L3 
MOVl 
Ql 
Q2,Q4 
R3,R6,R12,R26,R27 ,R32 
R4 
R5 
R10,R7 
1 R9 
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lOOOuF, 63V 
luF 
470uF 
O.luF 
1500 pF 
22uF Tant 
1000 pF 
0.047uF 
500pF 
O.OOluF, HV 
lOOOpF 
1N4004 
1N4733 
1N4742 
MUR160 
1N4744 
1N4747 
lOA Fast Blow 
2 POS MTA156 
3 POS MTA156 
FT50-43 
1 Turn FT50B-43 
V130LA10A 
IRF540 
2N3904 
lk 
5.lk 
330, 1/4W 
5kPOT 
2k 
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2 R14,R13 
7 R15,R17,R23,R24,R25,R29,R30 
2 R16,R18 
1 R19 
1 R20 
2 R22,R21 
1 R28 
1 R31 
3 R33,R34,R35 
1 TP9- TP18 
1 T1 
1 T2 
1 U1 
2 U4,U2 
1 U3 
1 U5 
1 U6 
1 U7 
2 U8,U10 
3 U9,U11,U14 
1 U13 
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680 
330,2W 
10, 1/2W 
10kPOT 
27k, 114W 
1.5k 
47 
10, 1/4W 
4.7, 1W 
WHITE Test-Point 
SW-524 
P36-22- custom transformer 
MC7805C I T0220 
SG3526 
MIC4423 
SN74LS08 
SN74HC14 
SN74LS175 
HP2211 
MIC4420 
MC7812C I T0220 
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D 
c 
B 
5 
,. 
Isolated AC 
Earth GND 
4 
J1 
PWR 
. ................. .......... , 
Oe in 
T1 
I SW-524 
020 
1N4747 
3 
01 1N4004 
02 
1N4004 
03 
1N4004 
•----------------------------------
L 1 FTS0-43 
eon1 HS1 
eon2 HS2 
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Vrect 
Vrect 
e1 
1000uF,63V 
2 
TP14 TP15 vee 
University of Illinois at Urbana-Champaign 
Input Rectifier 
B 
A 
ev 
4 
~e10 eg 0.1uF 1u 
NOTES: 
R19 
10k POT 
e12 
1500 pF 
Cl2 & R4 set frequency 
1 
R1 
6.8k 
R2 
3.0k 
vee 
e? 
1uFLJea 
7 o.1uF 
fswitch 
U2 
SG3526 
021 
1N4751 
30V 
ate 
Rl & R2 set duty ratio - DO NOT PLACE if Rl9 placed 
sv 
RS 
330, 1/4W 
011 
PWRON 
Front Panel 
Power 
Indicator 
vee 
INA 
s-·- • ' I INB 
U3 
MIC4423 
vee 
022 
MUR160 
Inverting Driver 
Dedicated ckt corn return 
Vrect 
T2 
P3622 
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5 4 3 
TP9 
lso M1 
/' f f f f + (( +12V A 
TP10 
lsoM2 
I ~I VV' ' ' ' ' + << +12V 8 
010 
1N4744 
lSV 
L---------------~--~--~----4------+----~~e~eomB 
TP16 
e~eom 
e31 
0.01uF 
R35 
TP11 
lso eTRL 
R25 
330, 2W 
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TP12 
sv sv 
ev 
4 
6 
D 
c 
B 
A 
D 
Cl 
5 
Duty panel 
jack 
1uF 0.1uF e1~e17 R7 5kPOT 
NOTES: 
RB 
Duty Ratio 
Panel Mounted 
Duty Ratio 
R10 
5kPOT 
J3 
BNe 
min 
duty 
max 
duty 
C19,C20 & R9,Rll set frequency 
R8 Panel Mount duty ratio adjust 
RlO trim max duty ratio 
R7 trim min duty ratio, CW increases 
D 
1 
~ 
4 
05 
1N4742 
12V 
S2 
e19 
1000 pF 
Freq Sel 
Freq range 
select 
e20 
0.047uF 
e18 
0.1uF 
~ 
R11 
Freq 
3 
vee 
e14T T 
1uF ~
U4 
SG3526 
Panel Mounted 
Frequency 
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5 4 3 
e15 
0.1uF 
5V 
2 
~q 
U14 
MIC4420 
5V 
(/)(/) 
>> ~--"""-'iN OUT 
OUT 
04 
1N4733 
5.1V 
S1 
00 
zz (,H,!) 
buffered aout 
M/S panel jack 
and switch 
R28 
47 
J4 
BNe 
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e55 
0.1uF 
6 
.ev 
4 
c 
c 
B 
A 
q(( 
5V 
5 
5V 
~ C22 0.1uF 
14~ 
14 U6F 
74HC14AN 
~ 
C43 
0.1uF 
U6C 
;! 
;! 
;! 
NOTE: R12 (lk) and C23 (150pf) result in 150nS deadtime 
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4 3 
C21 
0.1uF 
U6E 
Q1 deadtime 
"0 
~ 
~ 
:;, 
.c 
S3 
Mode 
'0£ )) q1 
Q2 deadtime 
"'QP ))q2 
Q1 alt 
Q2alt 
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.ev 
4 
of 6 
0 
c 
B 
A 
5 
D 
5 
4 
5V 
U8 
2211 
'----.6.-i Anode 
3 2 
U9 
MIC4420 
~------+---------~~--~-----+----~----~--~IN 
~~ 
00 
zz (!)(!) 
OUT I ~ ' (( q1_drive 
q1((~ 
C32 
1000 pF 
..----~ Cathode 
5V 
C33 
1000 pF 
U10 
2211 
'----.6.-i Anode 
..----~ Cathode 
C32, C33 Speed up switching of Q2, Q4 
C24 
0.1uF 
C25 
22uF Tant 
C44 I C45 I C46 
0.1uF 0.1uF 0.1uF 
C47 
0.1uF 
Ckt Com A ) ) e e e e e e e e 1 
U11 
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Description Part# Manuf Circuit Qnt ECE price Newark Allied $per unit 
Haraware 
IEC power inlet with fuseholder 719W-00/04 Qualtek PWR 1 €)~9~3?24 ,; $ 1.80 
Fuseholder, 3AG, PCB MNT 354-101GY Littlefuse Control 2 44F851 ... $ 1.26 
Snap-In Rocker RA911-VB-B-1-V Carlingswitch PWR 1 89F5553 683-0114 $ 1.25 
4PDT switch 7411SYZQE C&K Control 1 21F671 676-3100 $ 17.68 
SPOT switch, micro or miniature. 6A, 125VAC MTA-1060 Alcoswitch Control 2 $ 2.99 61F1245 . $ 7.70 
120:12VAC 0.5A,PCB mount SW-524 Stancor PWR 1 44F2126 . 9~_8-0123 \ $ 7.89 
4-40 Screws - 1 3/8" 91793A119 McMaster PWR 2 $ 0.07 $ 0.14 
4-40 Screws- 0.4" $ -
4-40 Screw Insulator- 1/8" 91145A129 McMaster PWR 6 $ 0.05 $ 0.32 
4-40 Nuts 90257A005 McMaster PWR 2 $ ·o.o6 $ 0.11 
6-32 x 3/8" hex spacer 4 $ ' 0.24 $ 0.96 
6-32 x 1/4" phillips pan' head screws I 12 $ 0.10 $ 1.20 
6-32 x 3/8'' slated flat machine screws 2 $ 0.10 $ 0.20 
6-32 reg patern SS nuts 6 $ 0.05 $ 0.30 
1/4" SS flat washer DCPWRIN 1 $ 0.15 $ 0.15 
Nylon Insulating Washer- 0.125" 91145A129 McMaster PWR 2 
-i;! ·. 
0.1" center panel mnt coaxial PWR barrel jack. 712A Switchcraft PWR 1 $ 1.99 37F2993 932-9403 $ 2.47 
0.1" center coaxial PWR barrel plug 760 Switch craft PWR 1 $ 1.63 37F2995 932-0790 $ 2.52 
'·"'' 
Tordoid with 4 windings per spec MicoMetals PWR 1 
Ferrite Bead FB-43-801 cws Control 2 ~ 9.03 $ 0.05 
Binding Post - Red 111-0102-001 Johnson 1 528-0138 $ 1.97 
Binding Post - Black 111-0103-001 Johnson 2 528-0139 $ 3.94 
Binding Post - Blue 111-011 0-001 Johnson 1 52,8-QJ44 . $ 1.97 
Rubber Feet B-323 GC/Waldom 4 $ 0.15 $ 0.60 
BNC Jacks 31-221 Am phenol/AIM Control 2 39F075 510-8461 $ 3.90 
Frequency Knob EH71-1C2S EHC Control 1 95F6988 904-7109 .. $ 2.69 
Duty Ratio Knob EH71-1N2S EHC Control 1 95F6987 904-'~:.1_08 $ 2.14 
3 pos header 571-6404453 AMP PWR 1 $ 0.15 $ 0.15 
3 pos housing 571-6404283 AMP PWR 1 $ • 0.14 $ 0.14 
2 pos header 571-6404452 AMP PWR 1 $ 0.10 $ 0.10 
2 pos housing 571-6404282 AMP PWR 1 $ 0.20 $ 0.20 
Metal-Oxide Varistor V130LA10A Littlefuse PWR 1 $ 0.72 $ 0.72 
Fuse - 250mA, fast blow, 5mm x 20mm GOB- 250 IBussmann PWR $ 1.33 46F084 
.. 
740-5183 $ 1 2.10 
Fuse - 15A, fast blow glass, 1/4" x 1.25" AGC -15 Bussmann OUT 1 27F886 740-0202 $ 0.28 
PCB 9.8"x5.5" 2sided, silk, LPI Advanced 1 $ 40~00 $ 40.00 
Enclosure - painted blue & 1 panel silk scrn 1458K Hammond 1 $ 38.16 $ 38.16 
Machine Shop Time 1 $ 60.00 $ 60.00 
. Description Part# Manuf Circuit Qnt ECE price Newark Allied $per unit 
Capacitors 
1 OOOuF 63V Electrolytic P6287-ND Panasonic PWR 2 $ 2.00 $ 4.00 
470uF 25V Electolytic P6286-ND Panasonic PWR 3 $ 1.47 $ 4.41 
1uF ceramic 2C20Z5U105M Sprague Control 6 $ 0.22 $ 1.32 
0.1 uF ceramic C322C 1 04K5R5CA Kemet Control 10 $ 0.15 $ 1.50 
0.01 uF ceramic DD103 Sprague Control 1 $ 0.14 $ 0.14 
0.001 uF ceramic DD102 Sprague Control 3 $ 0.15 $ 0.45 
0.047uF ceramic Kemet Control 1 $ 0.13 $ 0.13 
22uF tantalum -20V Panasonic Control 3 $ 4.56 $ 13.68 
150pF silver mica CD10FD151J03 Corneii-Dublier Control 1 15f1364 86?-3227 $ 0.95 
1500pF silver mica CD19FD152J03 Corneii-Dublier Control 1 15F12fi~'·"''. $ 3.14 
Silicon 
PWMJC SG3526 on-semi PWR/Control 2 568-0455 $ 5.00 
Diode 1N4004 on-semi PWR 3 $ 0.10 09F3592 568-0144 $ 0.18 
"digital" optocoupler HP2211 Agilent OUT 2 06F5428 787-4091 $ 5.24 
600V 1A Ultrafast Rectifier MUR160 on-semi PWR 5 08F2048 568-2539 $ 2.15 
MOSFET - IRF540 IRF540 IRF PWR 1 06F8274 273-5400 $ 0.90 
Voltage Regulator - 5V LM7805CT Fairchild PWR 1 263-0135 $ 0.28 
Logic-AND SN74LS08N on-semi Control 1 38C1108 568-2033 $ 0.29 
Logic - Schmitt Trigger Hex Inverter . SN74HC14AN on-semi Control 1 568 .. 3901 $ 0.41 
Logic - Flip Flop SN74LS175N Tl Control 1 735 .. 1686 $ 0.36 
5.1V Zener 1N4733A on-semi Control 1 $ 0.13 9584973 568-0013 $ 0.07 
12V Zener 1N4742A on-semi Control 1 09F3911 568-0029 $ 0.14 
15V Zener 1N4744A on-semi Control 2 09F3919 5~~-QP.~.3 " $ 0.28 
LED - Green + Snap connector HLMP-3507 PWR 1 -~ .QJ.? $ 0.15 
Single input inverting FET driver MIC4423 Micrel OUT 1 83F5983 $ 2.10 
Single input non-inverting FET driver MIC4420 Micrel OUT 2 83F5974 $ 3.28 
POWER MOSFET - IRFP360 IRFP360 IRT OUT 2 06F8014 -,: $ 24.40 
MUR3040PT MUR3040PT on-semi OUT 4 08F2093 56~:2~62 $ 9.76 
Resistors 
2K 1/4W Control 1 
$ .... 
0.10 $ 0.10 
10 1/4W Control 2 $ 0.10 $ 0.20 
6.8K 1/4W Control 1 $ 0.10 $ 0.10 
3.0K 1/4W Control 1 $ 0.10 $ 0.10 
1K 1/4W Control 5 $ • 0.10 $ 0.50 
20K 1/4W Control 1 $ ' 0.10 $ 0.10 
330 1/4W PWR 1 $ '"' .. .0.19 $ 0.10 
472W Control 1 296-0703 $ 1.70 
3302W Control 2 296-0712 $ 3.40 
• ..... >;.1' • . ;o:~· 
Description Part# Manuf Circuit Qnt ECE price Newark Allied $per unit 
5k 10 turn panel mount - Duty Ratio 73JA5K Control 1 01F3549 753-0238 $ 17.42 
50K 1 turn panel mount- Frequency 3852A-282-503A Control 1 01F9200 ,754-5306 . $ 9.44 
Mounting Hardware- Nut M-2786 Control 1 10F1953 .. • $ 0.32 
Mounting Hardware - Washer B-13750 Control 1 10F1955 $ 0.76 
Heat Sink Pad sp600-104 Bergquist OUT 6 BER109-ND $ 2.08 
Total Cost $338.00 
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1. Introduction 
Analog PWM Amplifier 
Issue 000 DD00004 
The analog pulse width modulation amplifier was designed as an integrated ''blue box" approach to 
demonstrating the PWM process. With suitable component selection, the resulting PWM is of 
sufficiently high quality to demonstrate not only motor drive applications but also audio 
amplification. The design realizes the PWM discretely: a voltage controlled oscillator to generate 
the ramp, a comparator, dead-time logic, and a full H bridge to drive the load. To simplify the gate 
drive circuitry, each gate is driven directly from the input bus. In practice this limits the bus 
voltage to the maximum V gs of the FET - about 20V; sufficient to drive a small 811 speaker. Test 
points are provided to allow investigation of every aspect of the PWM process including dead-time. 
1.1 Scope 
The primary end use of the Analog PWM amplifier was for demonstration of a high quality PWM 
process. The majority of the PWM integrated circuits commercially available to not make many of 
the PWM process signals available to the user. Building the PWM process from discrete 
components allows all signals at all phases of the PWM process to be examined. 
1.2 Definitions 
Dead-time: The time during which no switches in the H-bridge are gated on. The switches turn off 
and on in a break before make configuration to prevent shorting out of the bus voltage. 
H-Bridge: The output of the PWM process is a full H-bridge that connects the load to the bus in 
either a positive polarity of a negative polarity. Depending on the switch configuration, the voltage 
across the load becomes either + V bus or - V bus· 
PWM - Pulse Width Modulation 
1.3 References 
Schematics: 
PCB Layout: 
SK0002 Rev 3 
PB0003 Rev C 
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2. Specification 
Parameter 
Supply voltage: 
Analog input: 
Switching frequency: 
Dead-time 
Low pass filer 
3. Theory of Operation 
Analog PWM Amplifier 
Issue 000 
Min. 
12V 
-2V 
----10kHz 
200nSnom. 
Max. 
20V 
+2V 
>300kHz 
Second order response, 37.5kHz cut-off 
0000004 
Pulse width modulation, when used as the basis for an amplifier, is termed a "class D" or 
sometimes "class S" circuit. The principle is that the switch duty ratios can be made to follow any 
desired waveform, provided that switching is fast. The duty ratio signal can be recovered with a 
simple low-pass filter. 
3.1 Power Supply 
The amplifier receives DC power through the 4 pin header J2. Pins are labeled as appropriate (see 
schematic and PCB artwork). For general lab experimentation, the only externally required voltage 
for the PWM AMP is Vee (and ground). Depending on the desired amplitude of the output, Vee 
can be selected within the range of 12 < V cc < 20. Voltages less than 12V will not be enough to 
power the ICs. Voltages above 20V will damage the FET driver ICs. 
The PWM amplifier is designed both electrically and mechanically to interface with a small 12 V 
open frame power supply. A piece of sheet steel connected to frame ground may be needed as a 
Faraday shield between the PWM AMP and the power supply. Further, a solid ground connection 
between the PWM AMP circuit common and the power supply frame ground is needed to minimize 
noise. 
Alternatively, any commonly available laboratory power supply can be substituted as the power 
supply for instructional purposes. Two series linear regulators provide regulated 12V and 5V for 
internal use within the amplifier circuit. 
3.2 Analog Input 
Analog input is supplied through the 3.5mm stereo headphone jack. Internally, the left and right 
channels are summed into a mono signal. The attenuator POT R6 is a 50K linear variable resistor 
that attenuates the applied input signal prior to the comparator. Note that there are no op-amps or 
other circuit to provide gain in the traditional sense. 
The input is ac coupled into the comparator stage through C2. R5 sets the de bias (offset) on the 
analog input and can be adjusted to compensate for any drift in the PWM amplifier to achieve a 
50% output waveform for a OV input. Turning R5 CW increases the DC bias. 
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3.3 Carrier and PWM Generation 
DD00004 
The PWM Amplifier process implements discretely conventional sine-triangle PWM techniques. 
The triangle carrier function is generated by the LM566 VCO labeled U1 as seen on page 1 of the 
schematic. The frequency of the triangle carrier is set by C 1 and R3. Turning R3 CW (clock wise) 
increases the frequency. R23 sets the peak to peak amplitude of the triangle function. Turning R23 
CW increases the amplitude. General purpose comparator LM311 is used to create the PWM 
waveform by comparing the modulating function (analog input) with the carrier function (triangle 
waveform). The triangle carrier, modulating function, and resulting PWM are available via test 
points on the PCB. 
3.4 Dead-Time Circuit and Gate Drive 
The PWM waveform resulting from the comparator stage is passed into the dead-time circuit 
comprised ofU3 and U4 as seen on page 2 of the schematic. The result is two gate drive signals 
and their complement. These four gate drive signals ensure that one set of switches completely 
turns off before another set turns on. This break before make feature ensures that both switches in 
one leg of the H bridge output stage are not both on, eliminating the possibility for shoot-through 
current and FET failure. The four gate signals are available on the orange test points TP4-TP7. 
Soft-start circuitry (R15, C11, C22, C23) provides approximately a 200ms startup period to allow 
the power supply to stabilize before the bridge is allowed to run. 
3.5 Output Bridge 
The output is a typical "H bridge" with four FET switches connected in a geometry that resembles 
the letter H. Switches M1 and M4 operate as a one pair and M2 and M3 operate as the second pair. 
When M1 and M4 are "ON' and M2 and M3 are "OFF", positive voltage is imposed across the 
load resulting in a current path in the positive direction. When Ml and M4 are "OFF" and M2 and 
M3 are "ON', negative voltage is imposed across the load and the current reversed polarity and 
flows in the negative direction.. Thus the H bridge can supply both positive and negative output 
voltages from a single supply. 
The PWM Amplifier can be configured for half bridge operation by populating only M1 and M3 
and placing jumper JMPl. 
The gate voltages are driven directly from the bus voltage by Micrel MIC4424 low impedance gate 
driver ICs. This arraignment simplifies the gate drive circuitry by eliminating the need for high-
side referenced gate signals. However, it imposes the constraint that the maximum bus voltage 
cannot exceed the V gs of the FET -typically about 20V. 
3.6 Low Pass Output Filter 
The output square wave from the bridge is low-pass filtered by Ll, L2, C19, and C20. The 
frequency response has a -3dB point at about 37.5 kHz and is characteristic of a 2 pole second 
order filter. The calculated frequency response of the output filter is shown below. For carrier 
frequencies above 1 00 kHz, the low pass filter should yield adequate performance and low standby 
ripple current. 
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Output Filter for Analog PWM AMP 
V oul 
Full Bridge: KCL & KVL Equations 
Vi- VI VI VI - V2 
--=--+---
j·w-L 1 Rr.oad 
j ·w·C 
Substitute (3) 
Vi- VI VI Vout 
--=--+--
j·w·L 1 Rr.oad 
j ·w·C 
V1· 2 2·i·w·L L·Gw ----I 
Rr.oad 
(I) 
A(w) :=20lo i 2 ] 2 2-j ·w·L I+(jw) ·LC+--Rr.oad 
I80 i 2 ] AP(w) :=-ar 1t 2 2·j-w·L 
I+ (jw) ·LC+ --
Rr.oad 
Anal?~t.PWM Amplifier 
.v 
OUI 
vi - v2 v2 v2 - ( -VJ 
---=--+---
Rr.oad 1 j ·w·L 
j·w·C 
Substitute (3) 
Vout V2 V2- (-VJ 
--=--+---
Rr.oad 1 j ·w-L 
j ·w·C 
-6 -9 L := 20 X I 0 c := 900 10 
Rr.oad := 8 1 
(2) 
{L-C 4 
--= 3.75lx IO 
21t 
RLoad 
_L_ = 6.366x I04 
21t 
Solve forV2 
(3) 
( . 2 c . . ) V t ·w-L+ 1·w · -R~ d·LV t -1- R~ d·V + 1-R~ d.y. 
V 
. ou £'Loa ou £'Loa out £'LOa 1 
I= -1· 
. Rr.oad·(w2·GL- I) 
HalfCkt 
transfer function 
HalfCkt 
transfer function 
Page 6 of? 
H(w) :=20lo i I ] 2 2-j-w-L I+ (j ·w) ·LC+ --Rr.oad 
HP(w) :=-I8_0 arg[----~----] 1t 2 2·j ·w·L 
1 + (j·w) ·LC+ --
RLoad 
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Documentation 
Design Document DD00004 Issue 000 0 
Schematic SK0002 Rev 3 0 
PCB Layout PB0002 Rev B 0 
Hardware 
J1 3.5mm phone jack 1 
J2 4 pos header mta 156 571-6404453 AMP 1 
J2* 4 pos housing mta156 571-6404283 AMP 1 
U2*,U6*,U7* 8 PIN DIP socket 3 
U3*,U4* 14 PIN DIP socket 2 
TP1,TP4-TP7 Orange testpoints 5 
TP2 White testpoint 5012 1 
TP3 Yellow testpoint 1 
TP8,TP10 Red testpoint 2 
TP11 Black testpoint 1 
PCB1 PCB 8.125"x5.5" 2sided, silk, LPI REV C Advanced 1 
Magnetics 
L1,L2 Powdered Iron toroidal core, 21 Turns TS0-26 2 
Capacitors 
C1,C4 1 OOOpFceramic 2 
C2 2.2uF, 15V elect. 1 
C3,C24 not placed 0 
C5,C16 2.2uF Monolithic 2 
C6,C11 ,C17,C19,C20,C22,C23 1 uF ceramic - 2C20Z5U105M Sprague 7 
C7,C14,C25 0.01 uF ceramic DD103 Sprague 3 
C9,C8 1uF Tant 2 
C10 220pFsilver mica or ceramic 1 
C12,C15,C18 47uF 25V Tant 4 
C13,C26 10uF 25V Tant 2 
C21 Place a wire jumper 1 
Silicon 
M1,M2 P-Channel FET IRF9530 2 
M3,M4 N-Channel FET IRF530 2 
U1 Voltage Controlled Oscillator LM566C 1 
U2 Comparator LM311 1 
U3 Logic- Schmitt Trigger Hex Inverter 74HC14AN 1 
U4 Logic- Triple input AND 74LS11 1 
U5 +5V votlage regulator LM7805/TO 1 
U6,U7 Dual non-inverting FET driver MIC4424 2 
us +12V voltage r~gulator LM781"2/TO 1 
Resistors 
R1 ,R2,R4,R10,R14,R15 1K 6 
R3 20K precision multi-tum POT 1 
R5,R23 1 OK precision multi-tum POT 2 
R6 50K POT audio taper 1 
R7,R8,R9 4.7K 3 
R11 not placed 0 
R12,R13 10K 2 
R16 Rload via external wires 1 
R17,R18,R19,R20 10, 1/4W 4 
R21,R22 5k 2 
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In 2003, drives and dynos were built to demonstrate brushless de (BLDC) motors for ECE431 
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1. Introduction 
BLOC Drive for ECE431 
Issue 001 DD00002 
This project involves a simple three-phase inverter capable of being used for a number of 
experiments, with a primary emphasis on a BLDC dynamometer. The dynamometer was designed 
by Scott McDonald and built in the ECE Machine Shop. The drive was designed entirely by 
Jonathan Kimball. Boards were fabricated by Advanced Circuits; sheet metal was fabricated by 
eMachineShop, finished by the ECE Machine Shop and silkscreened by the ECE Electronics Shop. 
Final assembly was performed by Alicia Shepherd, Nathan Brown, and Yongxiang Chen. 
Troubleshooting instructions were developed by Dustin Kramer. 
1.1 Scope 
The primary end use of the boxes is for ECE431 (formerly ECE333) use. Therefore, it must be 
rugged and reliable in an undergraduate lab setting. It must also be easy to debug and repair. 
In addition, it is desirable to provide capabilities for use outside the lab in demonstrations and 
simple experiments. To that end, switching frequency should not be limited to commutation 
frequency. 
The inverter stage is composed of six IRFIZ48N MOSFETs. 
1.2 Definitions 
BLDC: brushless de, a type of motor closely related to a permanent magnet synchronous machine. 
The only difference is the way it is driven (square wave voltage vs. sine wave voltage). 
1.3 References 
Schematics: SKOO 14 rev 2 
Layouts: PB0014 rev B 
Drawings: PJ0005 rev B 
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2. Control Design 
2.1 Motor Signals 
BLOC Drive for ECE431 
Issue 001 0000002 
The motor has "Hall effect" outputs spaced 120° electrically. The falling edge of a given Hall 
signal is aligned to the peak of some line-to-neutral voltage. This is highly inconvenient, since 
what is· desired is alignment to line-to-line voltage. 
There is an encoder as well. However, it is 500 pulses per revolution (500 ppr). This is not evenly 
divisible by three, so it would not be convenient to use for commutation. 
The decision was to accept the phase error and synchronize switching events to the Hall effects 
directly. This means that the inverter output voltage leads the speed voltage by 30° electrical. 
Some would argue that this is even preferable at high speeds to compensate for inductive effects. 
Signals were found such that something we call "Hall U" corresponds to the low side of phase 1 
being turned on. 
2.2 Start-Up 
The gate drive used is an IR2130 with the high sides powered by bootstrap. There was previously a 
problem at start-up. In a switchmode converter, the low-side switch is always turned on eventually. 
In a motor drive commutated by Hall tracks, there is no guarantee that the low-side switch will ever 
turn on. To ensure that the bootstrap capacitors get charged, an enable switch was added. 
For complete logic, see the schematic (SK0014 rev 2). Essentially, when the enable switch is off, 
all three low-side switches are turned on. When the enable switch is on, th~ drive commutates 
according to the Hall tracks. 
2.3 Protection 
The IR2130 has built-in overcurrent shutdown. To enable it, a 50 m.O current sensing resistor was 
used in the negative bus. The overcurrent threshold was set at 12 Apk, corresponding to 8.5 Arms, 
a thermally safe current. 
Both power inputs are diode protected. This prevents regeneration, but more importantly protects 
against reverse polarity power. 
2.4 User Interface 
For convenience, some signals are brought out to the front panel through BNC jacks. The bus 
current, as sensed by the overcurrent sensing resistor, is brought out. Scopes should be set on high 
impedance, lOX probe, and then current will be read directly. 
Also, the bus voltage is provided after the protection diode. Again, if the scope is set on high 
impedance, lOX probe, the bus voltage will be read directly. "" 
The three Hall effects are buffered and brought out to BNCs. This allows students to see the 
relationship between switching and phase currents. 
2.5 Use as a General Inverter 
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To use the drive as a generic inverter, it is necessary to provide PWM commands. Jl7 is a DB9 
intended for connection to the BLDC motor in the dyno. Complete pin-out is given in the 
schematic (SK0014 rev 2). Pins 1 and 2 are 5V and ground, respectively, available to run a small 
external circuit. Pins 7, 8, and 9 are HALLW, HALLU, and HALLV, respectively. As stated 
above, HALLU high~ phase A is low, and similarly HALLY high~ phase B low, HALLW high 
~phase C low. 
There are no inherent frequency limitations, although the IR2130 inserts a deadtime of 2.5 J.lS. If 
this is a problem, a drop-in replacement, IR2132, is available with a deadtime of0.8 J.lS. These 
drivers also have an inherent delay, see datasheet for complete details. Voltage is limited to the 
rating of the bootstrap diodes (75 V), the rating of the MOSFETs (55 V), and the rating of the bus 
capacitors ( 63 V). To avoid damaging overshoots, the bus voltage should not exceed 40 V de. 
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The gate drive is an IR2130. The circuit is very simple, straight from the data sheet. The biggest 
detail is the bootstrap supply. The isolation diodes are 1N4148, which are fast but only rated to 75 
V continuous. 
3.2 Inverter Bridge 
The inverter bridge is composed of six IRFIZ48N MOSFETs. These are 55 V, 16 mn MOSFETs 
in a T0-220 Fullpak (fully isolated). Rated 8Jc is 3.6 °C/W. These represent a significant step 
forward in the newer design; the previous version used FETs with approximately 6x the on-state 
resistance. 
3.3 Thermal Design 
The best explanation for the failures of the previous version was inadequate thermal design. It was 
thought that the motor only required a few hundred milliamps. In fact, the motor is rated 2.5 Arms. 
In light of the higher current requirement, it is obvious that the MOSFETs require some sort of heat 
sink. 
The total power dissipation in the bridge is: 
~ot =3/~Rds(on) +{1.37/rmst Rsense (1.1) 
The 1.3 7 factor accounts for the rectifier action of the control scheme implemented. With the 
devices used, the approximate power dissipation is: 
~ot = 0.142/~ (1.2) 
The heat sink chosen is the same one used in the FET box (see DD00003, FET Box 2003), an 
Aavid 62200 extrusion cut to 3.75". Given natural convection, it can dissipate 10 W at a 35°C rise. 
This calculates to an RMS current limit of 8.4 A, which has been implemented as a peak current 
limit of 12 A. In this situation, the MOSFET junction temperature rise over the sink temperature is 
only 2°C, so the current limit yields a steady-state junction temperature of approximately 60°C in 
the laboratory, an extremely conservative figure. 
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Always complete a visual scan over the entire circuit and PCB to look for any visual signs of 
damage. Look for overheated or burnt components; look for cracked solder joints and bad 
connections. Check to make sure all snap mounts are securely fastened to PCB jacks. 
The motor drive takes a 12V de input to provide voltage to the numerous IC's in the circuit. 
VSOURCE in the schematic is 1l.OV-12.0V de, and VCC is a 5V de supply to power logic IC's 
and LED' s. The 0-24V de input is to provide voltage to the 3 phase output. 
Proper motor drive operation will produce an output waveform like Fig. 1 using the differential 
probe. BNC outputs U, V and W provide an output of the Hall Effect sensors located in the 
Brushless DC motor. They should be square waves with their frequency proportional to the speed 
of the motor. 
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4.1 Troubleshooting Flowchart 
I. Motor Does Not Operate 
1. Is the switch above the green enable LED in the up position? 
Yes: Move to number 2 
No: Move the switch in the up position and start with number 1. 
2. Is a 12V de supply present at the input terminals labeled 12V? 
Yes: Move to number 3 
No: Apply 12V de to input terminals and start with number 1. 
3. Is a 0-24 V de supply present at the input terminals labeled 0-24 V? 
Yes: Move to number 4 
No: Apply 0-24V de to input terminals and start with number 2. 
n. Faulty Motor Drive Output Voltage. (See Figure 1) 
4. Check TP5; is the voltage applied to the input terminals labeled 0-24 V present? 
Yes: Move to number 5 
DD00002 
No: Is the voltage applied to the input terminals labeled 0-24 V present at J10? 
Yes: Check diode D5 (replace if faulty) 
No: Check the input voltage. 
5. Check TP6 is there a square wave with voltage amplitude approximately equal to the 
input terminals labeled 0-24 V? 
Yes: Move to number 6 
No: Move to number 8 
6. Check TP8 is there a square wave with voltage amplitude approximately equal to the 
input terminals labeled 0-24 V? 
Yes: Move to number 7 
No: Move to number 9 
7. Check TP10 is there a square wave with voltage amplitude approximately equal to the 
input terminals labeled 0-24 V? 
Yes: Check the Brushless DC Motor. 
No: Move to number 10 
8. Check TP1 and TP7 is there two out of phase square waves? 
Yes: Is resistor R2 and/or R3 open? 
Yes: Replace faulty resistor(s) 
No: Check transistors Q1 and/or Q4 (replace if faulty) 
No: Move to number 11 
9. Check TP3 and TP9 is there two out of phase square waves? 
Yes: Is resistor R4 and/or R5 open? 
Yes: Replace faulty resistor(s) 
No: Check transistors Q2 and/or Q5 (replace if faulty) 
BLOC Drive for ECE431 
Page 8 of 10 
Status: Issued 
Printed 9/17/2004: 2:20:44 PM 
Design Document 
BLOC Drive for ECE431 
Issue 001 
No: Move to number 12 
DD00002 
10. Check TP4 and TP11 is there two out of phase square waves? 
Yes: Is resistor R6 and/or R7 open? 
Yes: Replace faulty resistor(s) 
No: Check transistors Q3 and/or Q6 (replace if faulty) 
No: Move to number 13. 
11. Check pin 2 and pin 5 on IC U1; are pin 2 and pin 5 a pair of out of phase 5V square 
waves? 
Yes: Check the voltage between pin 1 and pin 12 on IC U1; is there 
approximately 11 V de? 
Yes: Replace IC Ul. 
No: Check diode D4. 
No: Move to number 14 
12. Check pin 3 and pin 6 on IC U1; are pin 2 and pin 5 a pair of out of phase 5V square 
waves? 
Yes: Check the voltage between pin 1 and pin 12 on IC U1; is there 
approximately 11V de? 
Yes: Replace IC Ul. 
No: Check diode D4. 
No: Move to number 15 
13. Check pin 4 and pin 7 on IC U1; are pin 2 and pin 5 a pair of out of phase 5V square 
waves? 
Yes: Check the voltage between pin 1 and pin 12 on IC U1; is there 
approximately 11V de? 
Yes: Replace IC U1. 
No: Check diode D4. 
No: Move to number 16 
14. Check pin 5 on logic IC U4; is there a 5V square wave? 
Yes: Is pin 6 on logic IC U4 at OV? 
Yes: Move to number 17 
No: Check J14 and Switch above enable LED. 
No: Check Jl7 and male connection from motor, (Hall Effect sensors may be 
faulty) 
15. Check pin 8 on logic IC U4; is there a 5V square wave? 
Yes: Is pin 9 on logic IC U4 at OV? 
Yes: Move to number 17 
No: Check J14 and Switch above enable LED. 
No: Check J17 and male connection from motor, (Hall Effect sensors may be 
faulty) 
16. Check pin 11 on logic IC U4; is there a 5V square wave? 
Yes: Is pin 12 on logic IC U4 at OV? 
Yes: Move to number 17 
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No: Check J14 and Switch above enable LED. 
DD00002 
No: Check J17 and male connection from motor, (Hall Effect sensors may be 
faulty) 
17. Check the voltage between pins 14 and 7on logic IC's U4 and U3; is there 5V for the 
logic gates? 
Yes: Check operation of logic gates in U4 and U3 (replace if faulty) 
No: Move to number 18 
18. Check TP 17; is 5V de present? 
Yes: Check the foil runs to logic IC' s U4 and U3 pins 14 and 7 
No: Check the following components: 
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Drawing Description PDF 
DR0006 Heat sink, Aavid 62200, drilled and tapped ndf 
DROOl I Heat sink mounting bracket ndf 
DR0012 U -shaped Enclosure Base p_df 
DR0014 Enclosure Lid ILdf 
DR0019 Front Plate with Jacks, v2 rulf 
DR0021 Enclosure, second design ndf 
DR0023 Baseplate for fixture ndf 
DR0024 Vertical plate for fixture ndf 
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NOTES: 
MACHINE 10 PARTS FROM SUPPLIED HEAT SINKS 
MATERIAL SUPPLIED ANODIZED AND SMOOTH: 
TAKE CARE TO MAINTAIN FINISH OF MOUNTING SURFACE 
DE-BURR AS NECESSARY TO MAINTAIN FLAT SURFACES 
THREAD DEPTH SHOWN IS APPROXIMATE 
PART IS SYMMETRIC 
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Front Plate with Jacks, v2 
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MATERIAL: 0.250 ALUMINUM 
FINISH NOT IMPORTANT 
INTENDED USE: FIXTURE 
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(2) HOLES ON EDGE TAPPED FOR 6-32, DEPTH APPROXIMATE 
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MATERIAL: 0.062 ALUMINUM 
FINISH NOT IMPORTANT 
INTENDED USE: FIXTURE 
LOWER HOLES ARE CLEARANCE FOR #6 
UPPER HOLES TO BE DRILLED AND TAPPED 
THROUGH FOR 4-40 
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Bill of Materials for PB0014 rev B 
ECE Stores refers to the ECE Storeroom in 66 Everitt Lab 
Elex Shop refers to the Electronics Shop in 265 Everitt Lab 
Item Quantity Description Source P/N 
1 30 470u ECE Stores 470uF 63V electrolytic radial 
2 90 10u ECE Stores 
3 30 MTA156-2 ECE Stores 
4 30 MTA100-2 ECE Stores 
5 30 MTA100-4 ECE Stores 
6 15 MTA100-6 ECE Stores 
7 15 4k7 x7 Bussed ECE Stores 4308R-1-472-ND 
8 135 Ou1 Elex Shop 
9 45 1N4148 Elex Shop 
10 30 1N4004 Elex Shop 
11 135 18AWG Elex Shop 1", .85" 
12 15 DB9 FEMALE Elex Shop right angle PCB mount 
13 120 10 Elex Shop 
14 45 10k0 Elex Shop 
15 15 49k9 Elex Shop 
16 30 330 Elex Shop 
17 60 51 Elex Shop 
18 60 124 Elex Shop 
19 15 54R9 Elex Shop 
20 15 LM7805C/T0220 Elex Shop 
21 15 74HC04 Elex Shop 
22 15 74HC02 Elex Shop 
23 270 TPOINTA Newark 52F782x 
24 90 IRFIZ48N/TO Newark 16F6432 
25 30 MIC4426 Newark 83F5988 
26 15 MBR1045 Newark 06F9822 
27 15 50m Newark 02H2373 
28 15 IR2130 Newark 06F8692 
